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Chapter 1
Introduction
Scaling of CMOS technology to 100 nm and below, along with subsequent
increase in the frequency of operation, demands novel circuit topologies for high-speed
logic applications. Aggressive scaling of CMOS devices also results in effects such as
gate leakage and deterioration of transport characteristics. Most of the circuit design
methodologies for future communication applications are broadly restricted by such
constraints, making the study of these effects imperative in sub- 100 nm devices.
Moreover, the semiconductor industry is in need of modeling methodologies that focus
on accurately predicting the sub- 100 nm device configurations for ultra high-speed logic
and enabling portability across 90 nm, 65 nm and 35 nm technology nodes.
Owing to the continuous scaling and increase in the speed of operation
conforming to technology trends, next generation (NG) high speed circuits such as
Serializer/Deserializers (SerDes) have to be designed for sub- 100 nm feature sizes
performing in the Gb/s range, as shown in Fig. 1. While faster transistors are consistently
being developed as predicted by Moore's Law, high-speed circuits also have stringent
requirements in linearity, noise and the quality of the device characterization aside from
merely attaining higher operating speeds. These requirements were not taken into account
in the conventional digital IC design domain, which has driven the CMOS technology
evolution. Consequently, the active device characterization for high frequency circuit
applications is a domain that has suffered from neglect and many shortcomings. With
constant scaling of the devices and the advent of operation in the Gb/s range, the
boundary between device characterization for high-speed digital and RF applications is
vanishing. Hence the device modeling field is going through a paradigm shift, where the
circuit design requirements can no longer be ignored and device models for high-speed
digital and RF applications are merging. Traditional modeling approaches cannot be
applied directly to these devices, but provide the basic frame-work to develop new
models.
Present day SerDes
Up to 4.25 Gb/s
110 nm technology
4
Sub-100 nm Higher speed
Ht>[]nr
Next generation
SerDes
Figure 1 Design constraints for NG SerDes
One of the major barriers in migrating to the sub-100 nm high-speed design
regime is lack of accurate device models. The existing SPICE/BSIM models characterize
the devices extremely well at low frequencies (for which they were intended), but suffer
from many shortcomings in representing the high frequency behavior of transistors,
particularly in predicting noise and impedance properties at GHz frequencies. Accurate
characterization of these devices demands models and tools specifically developed for
this purpose. Design cycle time and time to market while moving along the technology
nodes can be reduced by incorporating reusable, industry-standard models. To enable
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portability across different technology nodes simulator-friendly, compact, scalable logic
level circuits and models are required. Hence novel modeling methodologies and
extraction techniques that focus on accurately predicting the sub-100 nm behavior have to
be devised.
To meet the above needs, this work presents a gate model that accurately predicts
the input impedance for the 1-20 GHz range. The model is based on the poly-depletion
effect in the gate electrode and offers a simulator-friendly, compact, frequency-
independent, and relatively portable solution. Unlike its predecessors, this model explains
the behavior of input impedance with respect to scaling, frequency of operation and bias
in the 1-20 GHz frequency. The performance of the new gate model is verified by
comparing the simulation results with the measured S-parameter data for devices
fabricated in CMOS technology. The devices are fabricated in 180 nm, 110 nm, and
90 nm processes to verify the portability of the model. Extensive measured data is
collected from devices by replicating them across three different wafers in the 180 nm
process and two wafers in the 110 nm and 90 nm processes. Fabricated devices include
various combinations of widths, lengths and number of fingers across bias conditions
ranging from 0 V to supply voltage in increments of 0.2 V at 25C. Finally, the model is
further modified to operate at a wide frequency range of 200 MHz-20 GHz.
The new gate model is employed in a current mode logic (CML) buffer, where it
is shown that the frequency of the input data degrades the performance of a CML buffer
designed at 16 GHz due to inaccuracies in the gate model. Contribution of the gate model
parameters to the jitter calculation for a ring oscillator application is also shown. The
11
input impedance obtained using the poly depletion gate model is used as a tool to verify
the model extraction techniques for common source and common drain configurations.
This work was fully funded by LSI Logic Corporation at Fort Collins, CO. The
financial support included fabrication of all the devices used in this study by LSI Logic
Corporation. Due to the nature of the project, device information is protected under a
Non-disclosure agreement (NDA). However, the range of values are provided wherever
applicable. The tasks shared by LSI Logic and RF/Analog/Mixed signal Lab (RAMLAB)
at RIT in developing this work are presented here. The problems faced by modeling
community in accurately representing the MOS gate electrode at 1-20 GHz frequencies
were identified by LSI Logic. These issues were validated by RAMLAB with the help of
measured data at those frequencies. The solution and theoretical analysis were provided
by RAMLAB. Relevant test structures along with specific testing conditions (bias,
geometry, and frequency) were developed at RAMLAB. Fabrication and complete testing
of the devices in 0. 1 - 20 GHz was carried out at LSI Logic Corporation. The raw data
was analysed at RAMLAB to validate the proposed theory. Finally, relevant applications
were developed at RAMLAB to verify the working of the new gate model. However,
during the course of the project there was a close interaction between RAMLAB and LSI
Logic Corporation.
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Chapter 2
Motivation andBackground
Device modeling is an integral and essential process for successful development
and production of semiconductor chips. As CMOS processes and device performances
become complicated with scaling, existing models fail to incorporate these changes
effectively. The lack of accurate models is a matter of concern for the IC industry as it
affects the quality of the finished product and can cost millions of dollars in design cycle
iterations. A typical methodology of modeling CMOS devices from model selection to
model development is shown in this chapter. Though the MOS models have advanced
over time, the techniques used to populate these models have not changed much and the
model parameters are generated by curve fitting the measured data. The ill-effects of such
techniques and the need for physics-based models are presented in this chapter.
2. 1. RFMOSmodel evolution
One of the most important steps in the production cycle is verification of circuit
performance before fabrication. The only way of achieving this is by simulating the
circuit. The simulation results provide the necessary performance information such as
circuit functionality, Conformance to specifications and its limitations. Accurate
simulation results are essential to ensure successful designs and aid in achieving higher
yields. However, accuracy of the simulation results is limited by the accuracy of the
models used for the simulations. The MOS electrical properties are translated to a set of
equations and the required parameters are provided based on device measurements. The
13
process of device modeling from simulator selection to development of device design kits
can be shown as in Fig. 2 as adapted from [1].
Physical Device
Input
Simulator type
Measurement
setup
Model Parameter
extraction,
Figure 2 MOS model development cycle
MOS models take different forms depending on various factors, such as frequency
of operation, region of operation, process technology, and simulator tools. For example,
when a MOS device is used as a logic gate, the device functionality is to operate as a
switch. In simulation, this can be represented as a simple first order approximation, but as
14
circuits become more complex precise models are needed to correctly represent the
device. As the device scales down to lower feature sizes, certain phenomena such as drain
induced barrier lowering, surface scattering, punchthrough that are otherwise not present
in the long-channel devices come into effect. These effects have to be considered as the
simple models are no longer applicable to high-speed digital circuits. Due to the above
reasons MOS modeling techniques constantly evolve to meet the needs of state of the art
circuits and applications. This section presents the evolution of MOS models from the
analytical equations created to understand the MOS behavior to the present day state-of-
the-art models and highlights various shortcomings of these models.
In [2], MOS models are classified chronologically. The author states that the
initial models were physics-based analytical descriptions, which later changed to set, of
mathematical equations solely used for simulations. Interestingly, due to recent
advancements of CMOS technology, the models need to be developed again based on
physical effects. The progression of the MOS models is shown in Fig. 3, where the first
generation or pre-BSEVI models are divided into three categories based on the level of
complexity involved [2]. This is followed by the BSEvI family of models, with the
introduction of BSEVI 1 in 1984 [3]. BSEVI 1 modeled some basic device behavior but was
mostly empirical in nature, developed by fitting the measured data. This was followed by
the BSEVI2 model, including features such as hot-electron effects, inversion layer
capacitance, and source/drain capacitance. These inclusions made BSEVI2 more suitable
for analog applications unlike BSEVI1 which was sufficient for digital applications. This
is followed by the next generation ofmodels, BSEVI3 and BSEVI4. Introduction of BSEVI3
marked the beginning of device-physics-based modeling, unlike its predecessors.
15
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Figure 3 Progression ofMOS models with time
Time
BSEVI3v3, especially, incorporates many deep sub-micron effects and was widely
accepted, making it an industry standard model. However, BSEVI3v3 lacks some of the
high-frequency effects which make it inaccurate at RF frequencies. BSEVI3v3 can be a
more complete RF model by adding a "sub-circuit", which adds functionality to the
model and is limited by the accuracy of the sub-circuit itself. The next version, BSEVI4,
addresses some of the high frequency issues unanswered by BSEV13v3, by including more
elaborate models for gate resistance, substrate network and accurate gate current models.
The complexity ofMOS models for various regions based on the frequency of operation
16
is shown in Fig. 4. The simplest form of the MOS device is the static or DC model that
works well for frequencies less than 1 KHz or at DC [2].
Frequency of
operation
MOS equivalent circuits
DC
s
Low frequency
vss QgmVgs C0gmbVbs?ro
Vbs
Bt
High frequency
fringe Cfringe
-dr-
TCj
3F
RF
'
Core/Intrinsic
?Xir^"
/ MOSFET
t k Vv
i A/v *
J_ Rsb Bi RDSB
-LCiDB
SB "I K RD8
Substrate Network
Figure 4 Increase in model complexity based on frequency of operation
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The model represents the modulation of the drain current with the gate voltage,
shown as dependent current source and the threshold voltage for all regions of operation.
The low frequency models for analog applications include additional effects such as
transconductance, output conductance and backgate transconductance [4]. As operating
frequencies are increased, the model is further modified to include parameters such as
intrinsic gate capacitance, overlap capacitances, parasitic and junction capacitances to
accurately model the device [4]. But as the device moves into the RF regime, the model
acquires greater levels of complexity, as shown in Fig. 4. The RF model is built by
adding sub-circuit models to the
"high-frequency"
analog models such as BSEVI3v3 [5].
As shown in the figure, the sub-circuit models typically include components such as gate
resistance Rq, gate-source overlap capacitance Cgso> gate-drain overlap capacitance Cgdo
gate-bulk overlap capacitance Cgbq. source series resistance Rs, drain series resistance
Rr> source-bulk junction diode Dsb, drain-bulk junction diode Ddb, and substrate
resistances RSb, Rdb and Rdsb- These parameters are usually extracted empirically from
the measured data.
2.2.Limitations of the present-daymodeling techniques
It has been shown that the BSEVI versions 3.3 (with sub-circuits) and 4 are the
industry standard models for GHz applications. Though being the models of choice, these
models suffer from various shortcomings, and some critical inadequacies are highlighted
in the subsequent sections.
2.2.1. Sub-circuit parameter extraction
Advances in CMOS technology have increased transition frequency /t, and
provided cost-effective solutions for RF applications by replacing GaAs and SiGe with
18
CMOS technology. On the other hand, sub-circuit models aided designers in
implementing CMOS solutions by characterizing device behavior at RF. However, the
process of extracting these models is primitive in nature and increases design-cycle time
frames immensely as CMOS technology scales. It is well known that these sub-circuit
models are built empirically by fitting measured data and adding components that
accurately fit the data. Hence the device operates very well at the dimensions, frequency
and bias conditions at which the sub-circuit model parameters are extracted. This poses
various limitations on the use of these models as follows:
Sub-circuit models are foundry dependent, limiting the migration of design
across different processes. In other words, a circuit designed in a particular
process using the sub-circuit models from that foundry is not applicable to other
processes even though the technology remains the same. This results in re
designing the circuit for a new set of models whenever the foundries are
changed.
The sub-circuit models impose limits on the device dimensions that can be used
in the design. This is due to the inclusion of the dimension-based sub-circuit
parameters outside the intrinsic compact device models. These sub-circuits are
usually extracted by fixing the width of the fingers and by varying the number
of fingers (NF). Hence the device dimensions for simulations are pre
determined with some flexibility provided by NF.
Sub-circuit components are usually bias dependent, but they are extracted at
specific bias conditions and represented as passive components, degrading the
performance of these models at other bias conditions.
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The quality of the model depends on the measurement setup of the vendors. Due
to lack of standard measurement techniques there is a wide variance in the
performance ofmodels provided by various vendors.
Due to the empirical nature of these models, the components are added based on
the best fit to measured data. At high frequencies, as sub-circuits get more
complex, simulation speeds are affected due to the large number of model
components.
As the technologies scale, the time to develop models for the new technologies
is subject to delays caused by fabrication and the model development. It has
been reported in [6] that companies incur tremendous losses due to inadequate
models provided by the vendors, affecting design-cycle times.
2.2.2. Other limitations
BSEVI4 provides a better high-frequency solution than BSEVI3v3 with the sub-
circuit, but it fails to address certain effects that cannot be ignored at high frequencies,
such as the poly depletion effect. Another drawback of BSEVI4 is symmetry, which
results in errors at zero drain bias conditions. Some of these issues are being addressed in
the next version, BSEVI5 model. However advancements of modeling techniques cannot
be fully utilized if the parameter measurement and extraction are not modified
accordingly. Even though an accurate model is available, it cannot be used if the vendors
fail to provide the model parameters. The high frequency substrate network model is one
such example, where no set standards or techniques are available to extract these
parameters.
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In summary, the MOS model has come a long way from conception of the MOS
devices, incorporating various trends and advancements in the MOS technology. CMOS
technology has revolutionized the IC industry by offering novel, cost effective solutions.
However the models and modeling techniques did not develop at the same pace, affecting
design time and time to market. Present day models fail to meet industry needs mainly
because of the practice of traditional non-physics-based methods such as sub-circuits.
BSIM3v3 and BSEVI4 models appear promising but are not without faults when it comes
to high frequency performance. Hence the CMOS IC industry is in need of
physics-based, accurate, compact, portable models for next generation high-speed
circuits.
2.3. Future ofMOSmodels-need for poly depletion model
Use of polysilicon for gate electrode has several advantages such as, self-
alignment during source and drain implantation making it self-aligned process, its ability
to withstand heat treatments during activation of source and drain dopants and use of dual
work function doped polysilicon gate to reduce short channel effects. However as
technology advances, it is projected that polysilicon gate will be replaced by metal gate
due to effects such as, polysilicon depletion, incompatibility of polysilicon with high-A:
dielectrics and boron penetration.
Even though it is projected that metal gates will replace polysilicon, CMOS
devices used polysilicon gates up to 65 nm technology node. Research is still undergoing
to develop new metals, processes and metal - high-/: dielectric combinations. The
standards to implement metal gate technology are still not developed. Moreover, industry
lags advancements in the technology. It is still not apparent if the industry on the whole
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will shift to metal gate process. Even if the shift occurs it will take time for the industry
to adapt it completely. Till then the industry is faced by problems concerning polysilicon
gates. This work addresses such issues and provides a solution to the current and near
future problems.
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CHAPTER 3
MOS GateCharacterization
Scaling below 100 nm along with simultaneous increase in the frequency of
operation to the GHz region gives rise to various effects in MOS devices that were either
not present or were insignificant in previous technologies. One such effect is depletion in
the gate polysilicon electrode which dominates only at GHz frequencies. The gate
electrode is thoroughly analyzed in this chapter and various techniques to model the low
and high frequency effects reported in literature are presented. The inadequacy of these
models in reporting the poly-depletion effect, and a technique to model it are presented.
3. 1.Gate electrode modeling
Modeling the gate accurately is very important as it impacts various performance
factors such as power gain, transconductance, thermal noise, input match, distortion at RF
frequencies, etc. Further inaccuracies in the gate models introduce errors in estimating the
effective gate-to-source voltage, which results in faulty estimation of device operation.
The gate models take different forms based on the complexity required for the particular
application, which in turn depends on device dimensions, frequency of operation, etc.
The progression of the gate model from simple low frequency representation to complex
RF model as reported in the literature is presented here.
3.1.1. Low-medium frequency gate model
In its simplest form, the gate electrode is represented by oxide capacitance, Cox in
series with the capacitance in the channel region Cc as shown in Fig. 5. The complexity
of the gate electrode model increases for quasi-static conditions, where various intrinsic
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and extrinsic capacitances are included in the model [7]. The quasi-static gate model is
shown in Fig. 6, with intrinsic and extrinsic components.
G
Poly-silicon
Oxide
Substrate
Figure 5 Simple gate electrode model comprising of oxide and channel capacitances
The intrinsic components represent capacitive effects that arise due to variations
in the gate charge, Qg with respect to different terminal voltages. The dependences of
each of the gate intrinsic capacitances are given by the following expressions:
dQGCgs dV
,C
dQc
Rd
vGyoyB dVn
'(-'eh
~
dQG
Vg.Vs.Vb
dv
(1)
Vr..Vn.V,
Parameters relevant to the gate terminal only are shown in Fig. 6 and all the other
parameters between source, drain and body terminals have been omitted. The charge
stored in the extrinsic part of the device is modeled by Cgse, Cgde and Cghe. These
parameters consist of two parts, overlap (Cov) and fringe (Cf) capacitances as shown in
Fig. 6. This quasi-static model is applicable over low-medium frequency range. At
frequencies where non-quasi static effects become dominant, these models do not provide
accurate results.
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Figure 6 a) Quasi-static representation of the gate electrode and b) Overlap and fringe capacitances
associated with extrinsic parameters [7]
3.1.2. Gate model including scaling effects
The models considered so far do not include any short-channel effects that arise
due to scaling. In this section further modifications to the gate model based on scaling are
presented. One of the important effects that cannot be ignored for short channel devices is
gate resistance. Before proceeding to the gate resistance model, the effect of gate
resistance on various performance parameters is presented below [8].
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3.1.2.1. Impact of gate resistance on device performance [8]
Gate resistance affects the device performance when the transistor width is
increased (to increase current or transconductance), especially as device dimensions scale
below 100 nm. The impact of gate resistance can be reduced by using silicidation or
multiple finger structures of the same total width. These remedies come with limitations
such as higher resistivity for short length devices or higher drain/source junction
capacitances. Hence the impact of gate resistance on some of the important performance
parameters of the MOS device is presented here.
/. Cut-offFrequency (fr)
In the lumped gate resistance model, gate resistance appears as a resistor in series
with ideal current source in thefrmeasurements and shows no effect on/T. Even with the
distributed gate resistance model, it has been shown that the current gain (and hencefj) is
independent of the gate resistance. Practically, the gate resistance still induces errors,
leading to faulty measurement offr.
II. Maximum Frequency ofoscillation ifmax)
The relation of fmax with gate resistance is, f x 1 for the lumped model. For
'!
"
IT.
the distributed model, Rs is replaced with _ - for accurate predictions.
777. ThermalNoise:
The gate resistance contributes to the thermal noise of the device. For uniformly
distributed MOS, the input-referred noise due to the gate resistance is modeled as a
voltage source given by AkTB^-, where k is the Boltzmann's constant, T is the
temperature, B is the bandwidth and Rg is the gate resistance. The gate resistance, along
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with the gate to drain and gate to source capacitance, develops a time constant that
becomes significant if the device is driven by a circuit with impedance comparable
withi .
3
3.1.2.2. Gate resistance model
Polysilicon has long been used as the gate electrode in CMOS technologies due to
its excellent process compatibility. One of the drawbacks of using polysilicon is high
resistivity compared with metals. The resistance in a poly gate electrode has a distributive
effect, due to continuous transfer of charge from the gate electrode to the channel [9].
For poly gates, the charge entering at one end of the gate electrode does not come out at
the other end due to capacitive coupling between the electrode and the channel. This
effect varies the resistance along the width of the gate electrode, resulting in a distributive
effect as shown in Fig. 7. Studies on the distributed gate resistance have shown that this
resistance can be approximated to a lumped resistor [8] [10]. The electrical equivalent of
the distributed gate resistance and the lumped approximation is shown in Fig. 8 [8].
Based on various techniques presented in [8] [9] [10], the distributed resistance can be
approximated as:
*. =*^ (2)
where W is width of the transistor, R^ is the sheet resistance of gate material, L is the
length of the transistor and the factor 1/3 is attributed to the distributed nature of the gate
resistance. [11] describes a technique to extract the gate resistance from measured
S-parameters as:
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R. = Re (3)
where yn is deducted from the measured scattering parameter Sn. In [11], a gate
model considering only the gate resistance was used for an LNA and a mixer in 0.5 pm
process at 2.4 GHz. It was shown that the gate resistance reduces the gain factor and
increases the 1-dB compression point.
AR I,n = 0 at this end
Charge transfer due to capacitive
coupling
Figure 7 Distributed gate resistance in the gate electrode as a result of capacitive coupling between
gate and the channel
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Figure 8 a) Electrical equivalent of distributed gate resistance and b) Lumped approximation of the
gate resistance
3.1.3. Gate model for RF
The gate models seen so far work very well up to several hundred MHz, but they
fail at higher frequencies due to exclusion of components that are needed to model device
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behavior at these frequencies. This section presents the modifications required in the gate
model for high frequencies.
3.1.3.1. BSIM3v3 extension
In [12] and [13] a simple RF gate model is realized by adding a parasitic resistor
to BSEVI3v3 model gate, as shown in Fig. 9. In this model, the gate resistance Rg accounts
for both physical gate resistance and non-quasi static (NQS) effect. To accurately model
both the effects, measured input impedance data for device in 0.35 urn and equation (3)
were used. The extension of BSEVI3v3 model was evaluated at circuit level in [12] and it
was shown that it can predict the device behavior accurately up to 10 GHz.
Q oWr-W B
Figure 9 BSEVI3v3 RF model [12]
3.1.3.2. Non Quasi Static gate model
The NQS effect arises at high frequency operations, where the rise and fall times
of signals are comparable to or smaller than the channel transit time. It has been shown
that QS models cannot be used to predict the transadmittance at high frequencies [14]. It
has also been shown from measurement results that NQS effects are present in devices
with gate lengths in the range of 0.35 pm and has strong frequency dependence [15]. The
BSEVIv3 RF model in Fig. 9 incorporates the NQS effect using the lumped gate resistor
Rg. The value of Rg is obtained from curve fitting of measured impedance profiles.
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Consequently it is not easy to model bias and geometry dependence of Rg by this method.
Hence a bias-dependent Rg model was proposed in [16] by splitting Rg into two parts as
shown in Fig. 10.
Reltd
Figure 10 NQS model with Rehl| and Rch as given in [14]
The gate resistance equation is given by:
Rg-Rge,ld+Rgch (4)
where Rgeitd is the physical resistance, independent of bias and frequency and its lumped
approximation is:
W
Kll=ReltA(X +P) (5)
Reitdis the gate material sheet resistance, a is equal to 1/3 and 1/12 when gate terminal is
brought from one side and two sides, respectively. Here, |3 is the external gate resistance
factor. The channel resistance Rgcn in equation (4) is calculated as:
1
R
r
gch
f 1 1 ^
+
V Rs, Red J
(6)
where RgCh is the channel resistance seen from gate, Rst is the static channel resistance,
Red is the gate voltage dependent excess channel charge distribution and y accounts for
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the distributive nature of the channel charge and Cox. Rst and Red both determine the time
constant of the NQS effect.
3.1.3.3. BSIM4 gate model
The gate impedance was improved considerably in BSEVI4, to include more
accurate high frequency and scaling effects. The high frequency gate resistance model in
BSEVI4 includes the NQS effects described in the previous section. The new gate model
with a non-linear resistance along with the gate electrode resistance is shown in Fig. 1 1
[17]. The resistance Rgeitdis the gate electrode resistance calculated using the lumped gate
resistance approximation, the resistance Ra is the non-linear resistance obtained by using
drift and diffusion current expressions. The capacitors Cgs0 and Cgdo are the gate to source
and gate to drain capacitors, respectively.
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Figure 11 Gate resistance model implemented in BSIM4.2.1 [17]
The resistance R;j is not a physical resistance but an equivalent resistance used to
represent the first order NQS effects in the channel. Hence there is no thermal noise
source associated with this resistance, but it is a critical parameter for matching the noise
data. The resistance Ra can be calculated using,
31
I IT W - ^
XRCRGlx
*,,= 7
/Jj^+XRCRG 2^-fin, -f-Cm.NF
where XRCRG1 and XRCRG2 are fitting parameters, Ids is the drain current, VDS,eff is
the effective drain to source bias, kT/q is the thermal voltage, peff is the effective voltage,
Weff is the effective width, Leff is the effective length, COTis the per-area oxide
capacitance and NF is number of fingers. BSEVI4 provides the flexibility in including
these parameters through a model parameter RGATEMOD. When this parameter is set to
'0', no gate impedance is added. For RGATEMOD =1 just the lumped gate resistance
Rgeitd is added to the intrinsic gate terminal, for RGATEMOD=2, the resistance Ra is
added in series with Rgeitd, and for RGATEMOD=3, the position ofR; is moved such that
it is in parallel with the two capacitances (as shown in Fig. 11).
Another effect that is direct result of device scaling is gate tunneling, which is
very important for sub-100 nm devices. As the channel length is scaled for the device to
perform as a transistor, the gate oxide is scaled correspondingly to exert control on the
channel. The oxide layer is roughly a few nm for sub-100 nm technologies, and such thin
oxide layers yield to leakage currents due to several tunneling effects. The main
contributors to the leakage current are hot carrier effects, resonant tunneling, and direct
tunneling [18] [19] [20]. Various gate leakage components considered in BSEVI4 are
shown in Fig. 12a and the corresponding dc equivalent circuit is shown in Fig. 12b [9].
The currents lgd,tunnei and Igs,tunnei are tunneling currents between the gate terminal to
source and drain terminals, IgCd,tunnei and Igcs,tunnei denotes tunneling current from gate to
the respective terminals through the channel, and lgb,tunnei is the current between gate and
the bulk.
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Figure 12 a) Gate leakage currents considered in BSIM4 and b) Flectrical equivalent of the gate
leakage currents
3.1.4. Gate models for high frequency applications
The BSEVI4 model, although being a standard model for high frequencies, does
not include all the high frequency effects in the gate. To compensate for this shortcoming,
additional sub-circuit models are required to model the gate at high frequencies. These
models are added to the intrinsic device model at the gate terminal. One such model to
improve the lumped approximation to accurately predict the y-parameters and noise in
the frequency range of 1-5 GHz is presented in [21] and is shown in Fig. 13.
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GFigure 13 High frequency input impedance model [23]
Recent developments in MOSFET gate modeling [22] [23] show that the effect of
gate impedance is significant up to the 90 nm process node. The studies at RF frequencies
show a resistive droop in Sn which is due to complex behavior of gate impedance at
those frequencies [23]. This characteristic is modeled empirically by modifying the
lumped gate resistance in [23]. The new gate model corrects for both the real and
imaginary parts of the input impedance with very good accuracy. It was also proved with
measured data in [23] that the droop is absent when the device is biased below its
threshold voltage, proving the bias dependence of the gate model parameters. The
improved model for a grounded source transistor is shown in Fig. 14. However, Rg, Rgc
and Cg in Fig. 14 are obtained empirically and hence cannot be scaled with technology.
Even though the gate resistance dependence on bias voltage is mentioned in [24] [9], the
gate model parameters are characterized for typical bias voltages. Another aspect that is
lacking in most of the present models is the effect of scaling on the gate impedance. Due
to the empirical nature of the models, they are confined to particular technology and
device dimensions. Hence there is a need to develop a physics-based, bias-dependent
characterization of gate impedance ofMOSFETs for high-speed applications.
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Figure 14 Empirical gate impedance-high frequency model [23]
The evolution of gate modeling techniques based on frequency of operation and
scaling were presented in this section. It was seen that BSEVI4 captures most of the RF
and scaling effects. However, for next generation devices that operate below 100 nm and
frequencies in 1-20 GHz range, these models are not sufficient [25]. As these models do
not include effects that are dominant only at those frequencies (such as poly depletion)
they have to be included in next-generation gate models [26]. The gate model is further
developed in this work, to include this effect. The following sections explain this
development in detail.
3.2. Effects of scaling and frequency on gate performance
Before proceeding to develop the gate model in the 1-20 GHz range based on
depletion in the poly region, the behavior of the gate at these frequencies is studied for
short-channel devices. Measured device input impedances from test structures designed
and fabricated in 180 nm, 110 nm and 90 nm processes are used as the performance
measure in all regions of operation.
3.2.1. Variation of input impedance with width and length
The effect of device dimensions (width & length) on input impedance is presented
here. The real part of measured input impedance (Zm) with respect to total width is
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plotted varying single-finger width, keeping the number of fingers (NF) constant in
Fig. 15. The real part of Zm for devices in 110 nm process, for different single-finger
widths, is shown in Fig. 15a and Fig. 15b for NF=16 and 8, respectively. It can be seen
from Fig. 15 that the input impedance has strong frequency dependence. The variation in
Re{Zm} with frequency is linear for larger widths compared to smaller widths, making
width dependency of Zm non-linear with frequency. This behavior is consistent with
devices in 180 nm and for 90 nm processes shown in Fig. 15c, and 15d.
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Figure 15 a) Real part of Zm for 0.1 lum process for different single-finger W and with NF = 16; b)
NF=8; c) for NF=16 in 180 nm process; and d) for NF=16 in 90 nm process
The variation in the input impedance with device length, keeping the width and
NF constant is shown in Fig. 16a, Fig. 16b and Fig. 16c for 1 10 nm, 180 nm and 90 nm
processes, respectively. From these figures, it can be seen that, as the length decreases or
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as the number of the squares in the gate region increases, the input resistance increases.
However, in contrast to the complex behavior observed in the 'constant L' cases, the
shape of the length-dependent curves remains constant for various L values. Hence, the
single-finger width and length parameters have different effects on the input impedance.
This observation holds for devices in 180 nm, 1 10 nm and 90 nm processes.
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Figure 16 a) Input impedance varying L for 110 nm; b) for 180 nm; and c) for 90 nm
3.2.2. Variation with frequency
As seen above, the input impedance of the device has a strong frequency
dependency, and this dependency is studied in detail here. It has been observed that the
variation in input impedance is a complex mechanism, with a non-linear frequency
dependence. This is evident from Zm of a device, with single-leg dimension of
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20pm/0.11pm shown in Fig. 17. The input impedance curve in Fig. 17 has different slope
with respect to frequency as marked by dashed and solid circles. This indicates that the
resistive part of the device input impedance is a combination of different topologies, each
acting at a different frequency range.
1E+9 10E+9
Frequency Hz
100E+9
Figure 17 Input impedance of a device with single-leg dimension of 20 u.m/0.11 um
It has been noted that this shelving effect-i.e., the variation of Zm between two
very different low and high frequency value asymptotes-is absent (or diminishing) in
devices with lower single-leg W/L dimension. This can be seen from Fig. 1 8 for a device
with (single-leg) W/L dimension of 5 pm/O.llpm in the same process. Hence it can be
concluded that the behavior of the input impedance is a strong function of the device
width or number of squares in the gate region, and has to be modeled by an appropriate
gate impedance model.
3.2.3. Variation with gate bias
The bias dependence of the input impedance is shown in Fig. 19a for 180 nm,
Fig. 19b for 1 10 nm and Fig. 19c for 90 nm processes. The data shows that the amplitude
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change in input impedance reduces with the increase in gate bias across all technology
nodes.
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Figure 18 Input impedance of a device with single-leg dimension 5 um/0.11 um
3.3. Poly-depletion basedgate model
In the previous sections, the shortcomings of present day models in the high
frequency regime and the impact of gate impedance on device performance in the
1-20 GHz frequency range have been shown. In this section, the gate is modeled by
incorporating depletion in the polysilicon gate and also explaining the physical
phenomena behind the behavior of input impedance with respect to scaling, frequency
and bias conditions. A semi-empirical poly-depletion gate model is developed for the
1-20 GHz range. The model is verified with the help of measured input impedance data
for three different technology nodes.
3.3.1 . Poly depletion effect
Polysilicon depletion or poly depletion effect (PDE) results due to depletion of
carriers at the poly-Si02 interface and can also be attributed to insufficient redistribution
and/or insufficient activation of dopant near the interface [27]. When the device is biased
in strong inversion, the electric field in the oxide penetrates into the gate electrode and
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depletes the polysilicon. PDE introduces an additional capacitance in series with the gate
oxide capacitance, reducing the overall gate capacitance. This leads to reduction in
inversion channel charge density and transconductance. Also as the channel length
shrinks, the gate oxide is made thinner, which in turn makes Co/Cox in the inversion
region sensitive to poly-silicon doping concentration [28]. Hence as CMOS technology
scales down, PDE contributes significantly to the total gate capacitance. PDE is also a
major concern when the gate is not heavily doped or counter doped as in dual gate
processes.
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Figure 19 Input impedance Vs. Vgs for devices in a) 180 nm; b) 110 nm; and c) 90 nm technologies
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3.3.2. PDE impact on device performance
Apart from varying the gate capacitance, PDE affects various aspects of device
and circuit performance parameters. As devices scale down, the gate oxide thickness
reduces relatively, to reduce the short channel effects. It has been shown in [29] that
thinning of oxide along with the high doping gate electrode causes mobility degradation
in the channel due to Remote Charge Scattering (RCS). It has also been shown that RCS
reduces the peak effective mobility by 20% for a MOSFET with oxide thickness of 1 nm.
Another factor that is affected by PDE is threshold voltage shift, which is shown in [30].
The shift in the threshold voltage due to poly-gate depletion can be as large as 68 mV for
poly doping of ND= 10 cm , and drops down to about 18 mV for ND= 2x10 .
This observation suggests that poly-gate depletion must be accounted for if accurate
results for the threshold voltage are desired. Moreover, low doping of poly gates causes
rapid reduction in linear current due to hot carriers [31]. Under stress conditions used in
[31], the effect seen on linear current due to hot carriers is larger when poly is biased into
depletion than accumulation over the full length of the channel. This is due to the fact
that for the stress conditions in [31], the damage due to stress is more at the drain side
where poly is in accumulation (Vg < Vj) rather than depletion and does not contribute to
the overall damage. Hence poly doping level does not have a large impact on the amount
of damage measured when the gate biased into inversion or accumulation.
Scaling of devices increases the cut-off frequency (ft), as f increases
proportionally to transconductance. Hence effects such as PDE become inevitable for
modem, thin oxide RF MOSFETs due to series connection of the poly depletion
capacitance with the oxide capacitance, leading to degradation of inversion gate
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capacitance and transconductance. In analog MOS circuits, a purely sinusoidal input
signal can produce a distorted output signal with higher-order harmonics due to the
nonlinearity of MOS transistors. These harmonics are mainly induced by higher-order
derivatives of the CV characteristics of the transistors. In particular, a lower limit on the
distortion of MOS transistors is determined by the third-order derivative of the drain
current with respect to gate bias (gmi =(33/A/3Vg3J). Therefore, the amplitude of the
third-order derivative of Ids should be minimized for low-distortion applications. The
measured data in [32] shows that the amplitude of gm3 for 70 nm device is greater than
that for 0.25 pm device with a thicker oxide. Also, there are multiple zero-crossing points
for the device with 70 nm. These results imply that the linearity of MOS transistors can
be worse for scaled devices with very-thin oxide thickness. It is also shown that the third
derivative of Ids which is the measure of distortion is actually dependent on the 2nd-order
derivative of the gate capacitance with respect to Vgs. Hence the total gate capacitance in
strong inversion including PDE is given by:
CK ) ~ , x = (8)
A 9aN TSVgs/j
where tjp is the poly depletion thickness, Np is the poly doping, Vfb is the flat band
voltage and fa is the surface potential. From this equation it is apparent that a nonlinear
relationship exists between the gate terminal voltage and the gate capacitance in the
presence of PDE. When the PDE is severe, MOSFET distortion behavior becomes worse,
since the term (32c(v )/3V^) becomes substantial. These observations imply that the
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RF distortion will be degraded in scaled MOS with ultra-thin oxides, which results from
the nonlinear gate capacitance behavior under the influence of PDE.
It has been shown above that PDE shifts the device threshold voltage, reducing
device current driving capability. This has an adverse effect on transistor DC I-V
characteristics. The DC component of the PDE degrades circuit speed performance.
However, PDE also reduces transistor gate and overlap capacitances and speeds up the
circuits. The impact of PDE on circuit performance was studied on an 11 -stage ring
oscillator circuit constructed in [33]. With the help of simulations it was shown that the
delay time under DC PDE is longer than that under the DC+ac PDE. It was also shown
that the percentage increase in delay time under DC+ac PDE behaves similarly as the DC
PDE case, except that it has stronger tox dependence. PDE on circuit performance at
different power supply voltages was also studied in [33]. The results show that circuit
performance degradation due to PDE becomes more significant during low-power
operation. This is due to the fact that circuit performance becomes more sensitive to
threshold voltage shift caused by PDE at low power supply voltage. The result clearly
suggests that by scaling down gate oxide thickness, DC part of PDE can be significantly
alleviated at low power operation. From the above observations it can be concluded that
thinner gate oxide reduces the dominance of PDE at DC and also degrades the
performance due to low power operation.
3.3.3. Analytical and numerical analysis of PDE
Various techniques are reported in the literature to analyze PDE and calculate the
gate depletion capacitance for different applications. In this section some of these
techniques are presented. A quantum C-V mechanism to correctly predict effective oxide
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thickness including PDE is presented in [34]. The poly depletion capacitance is
incorporated by approximating it as, Cgd = qNr/Fs, where q is electron charge, ND is poly
doping concentration and Fs is surface electric field. A charge-sheet-approximation-
based model for tunneling capacitance that includes PDE capacitance, is described in [35]
for a floating-gate EEPROM cell. The floating gate-depletion effect was calculated as:
where Cp is the floating gate depletion capacitance, Ng is gate polysilicon doping and \|/p
is the surface potential. \|/p is calculated using charge neutrality as:
y/p=^r (10)
where Qsc is substrate charge and is a function of Ng and surface potential.
A physics-based PDE model to accurately predict the performance of a MOS
capacitor in accumulation is given in [36]. Cd , the capacitance of the gate depletion
region per unit area in [36] is calculated as:
dQG ff0:C = ~^ = '" ox (11)'
ddep 2(VCB-0MS-Vs)
where Vgb is the applied gate voltage, yp is body effect coefficient for poly, <pm is the
work function of the bulk and gate materials. From the above equation the capacitance in
the depletion region can be calculated for a given Vgb, and the surface potential can be
calculated as:
^^(VGB-VFB+3</>,\
Vs - 2* v v m l0g
V -V
i . yGB y FB
r-
(12)
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where (/>, is the thermal voltage, Vre is the flat band voltage and y is well body effect
coefficient.
The analytical model presented in [30] obtains the poly-gate capacitance by
solving the oxide field Eox expression given by:
E^^\M^U)
V ,ox V Si
(13)
where
ek)=
g(pp)=
<PP +
D 0
<PP +
N.
N
~ \dq>Fm
D 0 kBT
N,
ND 0
rp
\d(pFv, AE,CP qq>
kBT
(14)
Poly-capacitance is then calculated as:
V^v sc
Cp0ly=^G(pp) l-^FirNn "'
q<pp+AECP) Nv
M 1/2ly DkBT J
^cp ~EC+ q(pp
kBT
(15)
The gate voltage is given by:
VG = <Psc +<PP+ i^cp - *ECB)I<1 + Va (16)
where cpsc is the surface potential in the semiconductor side of the semiconductor/oxide
interface, AECb = (Ec - EF)SC from the charge neutrality condition in bulk silicon and
Vox=Eoxtox is the voltage drop in the oxide. The total gate capacitance per unit area is then
evaluated as a series combination of Cpoiy, Cox and Cjnv.
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3.4.Gate model with PDE
It has been shown in the above sections that PDE has impact on various
performance factors of the device such as mobility, threshold voltage and even distortion
at RF. Recently it has also been reported [26] that next generation modeling techniques
have to include PDE for accurate representation of MOS behavior. Due to the above
reasons, it is imperative to include PDE while modeling the gate. The proposed technique
focuses on modeling gate behavior based on the input impedance and its dependence on
PDE for the 1-20 GHz frequency range.
3.4.1. Model description
PDE effect in the device gate electrode is a well studied phenomenon as presented
in the previous sections. There are mechanisms reported in literature to model this effect.
As extensive as the prior work has been, the focus has primarily been on calculating and
numerically modeling the capacitive portion of the gate impedance which results from the
PDE. The effect of PDE on gate impedance and overall device and circuit performance in
the GHz regime is an area that needs to be explored further. This work develops a
simulator-friendly input impedance model which includes PDE and can be used in
conjunction with BSEVI (3 or 4) models.
The main component that has been associated with PDE in earlier analyses is the
capacitance resulting due to depletion in the poly gate electrode. Unlike the earlier PDE
modeling techniques, this work reports a combined RC effect on the input impedance.
An illustration of PDE and the equivalent electrical model is shown in Fig. 20. The poly
silicon gate electrode can be treated as a capacitor, Cdep- This capacitance is comprised of
a (poor) semiconductor dielectric and low carrier density in the depleted region, and gives
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rise to a resistive effect, modeled by Raep in parallel with Cdep- Rgate is the resistance of
poly-silicon electrode, and Cox is the oxide capacitance.
Depleted poly
Poly-silicon
VWV\r
"gate
cdep
UWVW-1
R,dep Oxide
Cs
Substrate
Figure 20 Schematic representation of poly-depletion based gate model
The parameters Cdep and Rdep are lumped approximations of the resistance and
capacitance in the depleted region. The distribution of resistance Rdep is complex and
varies along the length and width of the depletion region. Moreover, this resistance has a
2-D distribution along the width and length of the gate electrode as shown in Fig. 21 .
Figure 21 Redistribution along the width and length of the gate electrode
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Another factor that contributes to the spatial variation of this resistive effect is the
carrier distribution profile along the depletion thickness, tpd. The carrier distribution
profile along different regions is shown in Fig. 22, where it can be seen that the carrier
concentration varies from Npoiy in the un-depleted gate electrode region to zero in the
oxide, through a parabolic distribution in the depleted region. This results in the unequal
tpd
A
/ ^
Poly-silicon
Oxide^
y ^
r
Figure 22 Carrier concentration profile in the gate electrode under poly-depletion
distribution of the vertical component of the poly resistance, Rverticai along the depletion
thickness shown clearly in Fig. 23. The resistance has a distributed effect along the length
of the channel and varies according to the charge distribution in the depletion region. In
addition, gate resistance is also distributed along the width of the device. Hence modeling
the resistive effect is not straight forward, while the capacitive effect can be easily
obtained by calculating the depletion thickness tPd, as explained in the next section.
The new gate model representation also successfully explains the dependence
of input impedance on W, L, and frequency. It was observed in Section 3.2 that the input
impedance has a non-linear relationship with the device width. Tthis can be explained
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with the help of the parallel RC model. As the width of the device decreases, Cdep
increases while Rdep decreases resulting in a net increase in the input impedance. Due to
Figure 23 Distribution of Rdep along the depletion thickness due to non-uniform variation of the
carrier concentration
the domination of Cdep at low frequencies, the impedance is higher for small devices at
low frequencies, as observed with the measured input impedance. The variation of the
input impedance with respect to length was observed to be linear i.e, the input impedance
decreases as the length is increased. This is due to the linear dependence of Cdep and Rdep
on the device length. As the device length increases both Cdep and Rdep decrease, resulting
in a net decrease of the input impedance. Cd and Rd collectively model the variation in
input impedance with frequency. It was observed that the Re{Zm} varies between two
very different low and high frequency value asymptotes. This can be explained by the
combination of different RC networks each dominant over a different frequency range.
The depletion region RC network models the input impedance behavior in the low
frequency range (1-12 GHz), beyond which Cdep shorts Rdep and a high frequency RC
network dominates. It can be recalled that this high frequency RC network was
49
incorporated by intrinsic gate resistance model for BSEV14 and by an additional RC
network for BSIM3. Hence the depletion effect explains the input impedance behavior
with respect to physical dimensions and frequency of operation.
3.4.2. Calculation of Poly depletion capacitance
When the device is biased in the inversion region, due to the formation of
space-charge regions both in the substrate and polysilicon gate near the interface, the
bands bend as shown in Fig. 24 (substrate inverted, poly-gate depleted). To obtain
accurate results, numerical analysis based on quantum mechanics [30] is used to calculate
the space-quantization in the inversion layer and poly depletion effects. In [30], charge in
the inversion layer of deep sub-micron devices is calculated using the self-consistent
solution of ID Poisson equation,
d_
dz< = -9[N+D(z)-N-A(z)+p{z)-n(z)] (17)
and ID Schrodinger equation
h2 d2
2m^dz2 eff
+Vr(z) M =E^M <18)
In the above equations <p(z) is the electrostatic potential, e(z) is the spatially dependent
dielectric constant, N+D(z) and Na(z) are the ionized donor and acceptor concentrations,
n(z) and p(z) are the electron and hole densities, Vef/(z) is the effective potential energy
term, nij is the effective mass normal to the semiconductor-oxide interface of the z'-th
valley and Ey and yrfz) are the corresponding energy level and corresponding wave-
function of the electron residing in the j-th sub-band from the i-th valley. The self-
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consistent solution provides the inversion layer electron density appearing in the ID
Poisson equation by summing over all sub-bands, resulting in:
Ef
Ej
Ev
n+ poly gate
E,
Ef
Ev
p-type substrate
SiQ2
Figure 24 Band bending in the gate and substrate regions for a device in inversion mode
/ \ v m%RT ,
j
jth1
l + exp
EF~E;j
kBT Vl(z)
(19)
The charge density in the poly depletion is calculated by classical approach. For
electrons, the charge density is given by:
EF-Ec(z)
n{z) = NcFu,
'F ^C
kBT
(20)
where Nc is the effective density of states of the conduction band. For holes:
Ec(z)-EG-EF
p(z) = NvFu:
kBT
(21)
where Nv is the effective densities of states of the valence band and Eg is the
semiconductor bandgap. Fermi-Dirac integrals, F1/2 are evaluated using analytical
approximations as mentioned in [30]. Once the self-consistent results for the charge
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variation of the charge distribution as a function of the gate voltage is obtained, the total
gate capacitance is calculated by differentiating the total induced charge density in the
channel with respect to Vg-
The above effects need to be included for an accurate characterization of
depletion in poly region. However, since the gate model is added as a sub-circuit to the
intrinsic model, it has to be compact and simple, without involving complex
computations that will increase the simulation time. Due to the above reasons, the
depletion width is calculated with the help of a numerical self-consistent solution to the
ID Schrodinger and Poisson equation solver Schred [37]. Schred is programmed in
FORTRAN and considers poly-depletion while calculating total capacitance. The
methodology used in Schred to solve the Schrodinger and Poisson equations is shown in
Fig. 25. This process is continued until the carrier concentration, n(x) and the conduction
well Ec(x) simultaneously satisfy both the Schrodinger and Poisson equations.
Start with an arbitrary
guess for Ec(x)
i r
Solve Schrodinger equation with Ec(x) to find
eigenstates and wavefunctions
Then using eigenenergies and waveforms, calculate n(x)
according to Fermi function
Update the charge concentration in the poly gate
b,
a
*"
w
i '
Poisson'
s Equation
*"^
n(x)_^ Uscf(x)
Figure 25 Process flow to consistently solve the Schrodinger and Poisson's equations
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The inputs to the program to compute the charge density in the gate electrode are
the gate doping concentration, substrate doping and gate bias for both p and n type
devices. Once the depletion width is computed in Schred, the depletion capacitance is
calculated based on the physical dimensions of the device. The depletions widths for
devices in the 180 nm, 110 nm and 90 nm process nodes are calculated. For
simplification, two assumptions that are used in the calculation are uniform doping
profiles for the gate and substrate regions. The gate doping values used (three
technologies) were in the range of 0.5x1020/cm3-3xl020/cm3. The oxide thickness values
were in in the range of 2-5 nm. The depletion widths calculated using Schred for different
bias conditions for the 110 nm process NMOS transistor are shown in Table 1. The
conduction band output for the same device, for a gate bias of Vt + 0.6 V obtained
through Schred is shown in Fig. 27.
Gate bias(V) Depletion width (nm)
0 2.475
v, 2.916
V, + 0.2 3.068
V, + 0.4 3.175
Table 1 Poly depletion widths at various bias conditions
In the figure, the substrate region is depicted by the positive x-axis while the
oxide and poly-gate is the negative x-axis. It is difficult to notice the depletion effect in
the figure due to its small value. Hence it is enhanced in the inset to show the depletion
width clearly. The depletion widths as a function of gate bias Vgs for devices in two
different technologies, 1 10 nm and 90 nm is shown in Fig. 28a and Fig. 28b, respectively.
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VgsV
Figure 26 Variation of the poly-depletion width as a function of gate bias
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o
O
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Figure 27 Conduction band output from Schred with enhanced view of the depletion width tpd
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Figure 28 Calculated depletion widths for various gate bias conditions in a) 110 nm and b) 90 nm
technologies
Once the depletion width is calculated, Cd values are then obtained using the
expression:
C polydep xW xLx NF (22)
Pd
where e , is the permittivity of poly-silicon, t d is the poly depletion width, W is the
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device width, L is the length, and NF is the number of fingers. The depletion capacitance
calculated using the above expression for the depletion widths of the Table 1 is plotted in
Fig. 29. This behavior of the depletion capacitance is consistent with the measured input
impedance with respect to gate bias and is shown in Fig. 30.
0.003
<3 0.0025
0.002
Vgs V
Figure 29 Calculated poly-depletion capacitance as a function ofVgs for a device in 110 nm process
10
Frequency GHz
100
Figure 30 Real part of input impedance for various bias conditions in 1-20 GHz frequency range
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This proves that the gate depletion model conforms to the measured data and
accurately predicts the input impedance behavior over three different technologies.
Further verification of the model with the help of simulation results is presented in the
next chapter.
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Chapter 4
ExperimentalResults
In the previous chapter, a new gate model including poly depletion effect has been
developed for 1 -20 GHz frequency range. The capacitance resulting due to PDE is
calculated based on quantum mechanical analysis. The accuracy of the model in the
desired frequency range is verified with the help of measured data in 180 nm, 1 10 nm and
90 nm technologies. Further modifications of the PDE based gate model to fit a wide
frequency range of 200 M-20 GHz is presented. The accuracy of the new model is
validated with the help of measured data.
4. 1.Measurement and de-embedding
The measurement and de-embedding of the data was carried out by the high-speed
modeling group at LSI Logic Corporation. A typical device layout (90 nm) and test
structure (110 nm) under study are shown in Fig. 31 and Fig. 32, respectively.
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Figure 31 Typical layout of a test structure for a device in 90 nm process
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To ensure accuracy of measured data standard calibration and de-embedding
techniques are used. Calibration is handled with a standard short, open, load, through
(SOLT) technique using an Impedance Standard Substrate (ISS) from Cascade
Microtech. The de-embedding procedure is carried out using open, short and dummy test
structures and includes the steps shown in Fig. 33 [38].
1
Figure 32 Chip micrograph of a test structure fabricated in 110 nm technology
De-embed from open Convert to Z
YDUT/OpeD= YTMal Yopen
DUT OPEN
^DUT/Open - Z (YDUT/open)
Zshort/Open = Z (Yshon/0peJ
De-embed from short
I Short/Open Yshorl Yopen
ZdUT Zour/Opcn ~ Z short/ Open
SHORT OPEN
Convert to S
Sdut = S (Zdut)
Figure 33 Standard de-embedding technique using short, open, and dummy test structures
To compare simulated results with measured data, the data was imported to the
simulation tool as the input impedance parameter Zm. The measured S-parameter data
59
was converted to Zm parameters using Spectre. This was achieved with the help of
Cadence's intrinsic function that can be used as "port instance" and accepts the S-
parameter information as input. This instance, upon simulation in Spectre, generates
the desired parameters (Z, Y, H etc.) from S-parameter input. The schematic setup that
achieves this is shown in Fig. 34.
NP0RT4
5 P0RT12
^j!^ d)tfil6=ryproj'eets/tei 1/t.
PORT13
qs/rab4.654/G9t /flS^'&mi;
gnd-
Figure 34 Schematic setup for converting S-parameter data
4.2. Poly depletion gatemodel
For simulations, the poly depletion (PD) model can be added as an external RC
network to the device's intrinsic gate as shown in Fig. 35. The intrinsic BSIM4 gate
resistance model was turned
"ON" by setting the BSIM4 model parameter RGATEMOD
to 3 to model the gate impedance for high frequency range. An additional resistance, RH,
is added to account for the head resistance associated with the contact landing pads of the
External PD gatf
model
feSIM4 gate model
mMt-^-mm-
Figure 35 BSTM4 gate resistance model with external gate impedance model
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unit gate fingers. While the depletion capacitance is calculated as described in the
previous chapter, all the other parameters in the external impedance model are obtained
empirically from the measured data. The figure also shows two parasitic capacitances
indicated by dotted lines.
The model was simulated in the 110 nm process and the simulation setup is
shown in Fig. 36. In the figure, the capacitors CdC are the DC blocking capacitors and the
chokes Lc have high inductance values to avoid shorting of the device input and output
ports.
"pd gate model
/ Rg n/WvV-i
Figure 36 Setup of the PD model with BSEVI4 used in the simulations
The PD model with BSIM4 is simulated for different device widths, lengths, bias
conditions in the 1-20 GHz range. The simulation results are presented below with Sn as
a measure of input impedance. Fig. 37 shows parts of the Smith charts of Sn, with the fit
between simulated and measured data across various bias conditions for a device with a
single finger dimension of 20pm/0.11 urn. Note that the model deviates from the
measured data for V = 0 and V = Vth. This can be seen from Fig. 37 (a) and (b), where
symbols representing measured (triangles) and simulated (squares) results do not overlap.
However, for the saturation regime in Fig. 37, (c) and (d), the model agrees very well
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with the measured data. Below the cutoff conditions and at Vdd, the value of Cde required
to fit the measured data is less than the value predicted by equation (22). At these
extreme bias conditions, the simple external gate model does not fully capture all the
complex effects of gate impedance. However, for most RF applications, devices are
biased in the active region and the model is applicable and relevant for these devices.
(a)Vgs = 0V (b) Vg, =V
(c) Vg, = V, + 0.2 V
(d)Vgs = Vth + 0.4V
Figure 37 Measured and simulated curves for various bias conditions
The measured and simulated results for devices biased at Vth + 0.2 V (active region) with
different widths and lengths are shown in Fig. 38 and Fig. 39, respectively, where the
symbols represent the measured data. For both cases, the model is in good agreement
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with the measured data. In essence the model captures the input impedance behavior very
well in the active region of operation over different device geometries.
Fig. 38aW=2.5 urn
o +
Fig. 38b W=5 am
Figure 38 Simulated and measured input impedance for different widths at V = V
h
+ 0.2
*?
Fig. 39a L=0.36 urn Fig. 39b L=0. 1 1 urn
Figure 39 Simulated and measured input impedance for different device lengths
4.3. Comparison of the PDmodel with other models
In Chapter 3, prior work in modeling gate for high frequencies was discussed. In
this section, the performance of these models is evaluated, especially BSEVI3v3, BSEVI4
with respective external and intrinsic gate models. The performance of the high
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frequency gate model of [19] shown in Fig. 13 and the PD gate model is also verified by
comparing the simulation results with the measured data. These models are added
externally to the gate terminal of the BSIM3v3 and BSEVI4 models. The simulations
were carried out in the 1 G - 20 GHz frequency range for devices in 1 10 nm and 180 nm
processes in all regions of operation. The real part of the Zm parameter (that best
describes the input impedance) is used for comparisons.
4.3.1. BSIM3I/3 model
The limitations of BSIM3v3 model to accurately predict the input impedance of a
MOSFET are verified in this section. To achieve this, a simulation setup was devised to
compare the performance of the BSIM3v3 model with and without the external high
frequency gate models. The simulation setup with the external gate model is shown in
Fig. 40, which is simulated for devices in HOnm technology in the 1 G- 20 GHz
frequency range.
PD jgate model
r / Rdep'-de / KH i-Wv\Ar-| ' R
^dep
Figure 40 Simulation setup of PD model with BSIM3v3
The simulation results of the three models vz'z.BSIM3v3, PD and the high
frequency gate models are compared in Fig. 41. The symbols in Fig. 41 represent the
measured data, the dashed line represents the bare BSEvI3v3 model, the dotted line
represents BSIM3v3 with the approximate gate impedance model of [19] and the solid
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line represents the BSEVI3v3 with the PD gate model. From the figure, it can be seen that
both the intrinsic BSEvI3v3 and BSIM3v3 with the gate model of [19] do not predict the
frequency dependence of input impedance very well. However the semi-empirical PD
gate model tracks the measured data very well across the whole frequency range and
hence is more accurate. The parallel combination of Rdep and Cdep in this model explains
the strong frequency behavior of the input impedance in conjunction with the head
resistance, Rh and the gate electrode resistance and capacitance, Rg and Cg, respectively.
1000
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BSIM3v3
External gate model of [19], Fig. 13
PD gate model
x Measured data
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Figure 41 Comparison ofBSIM3v3 with and without gate impedance models
4.3.2. PD model with BSIM4.2.1
The external gate model for BSDVI4 is simpler than BSIM3v3 and has a smaller
number of parameters. This is due to the inclusion of the gate electrode resistance and
gate-to-source and gate-to-drain capacitors (Fig. 11) in BSIM4's gate model. This will
eliminate the parameters Rg and Cg of Fig. 40 from the external gate impedance model for
BSEVI4. The simulation setup used is shown in Fig. 42 along with the external PD gate
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model. Intrinsic BSEVI4 gate resistance model was turned "ON" by setting the model
parameter RGATEMOD to 3.
External PD gate model
/ Rdep
{ H rWW\r-i
Figure 42 Test setup to verify the PD model with BSIM4.2.1
The comparison of BSIM4.2.1 model with and without the external gate model
and the measured data is shown in Fig. 43. The dashed line in Fig. 43 is for BSIM4.2.1
model with the intrinsic gate resistance model, the solid line is for BSIM4.2.1 with the
intrinsic and external gate impedance models and the symbols represent measured data. It
can be seen from the Fig. 43 that BSIM4.2.1 with its gate resistance model turned on fits
the data well above 15 GHz. This is due to the BSIM4 gate resistance model parameters
Rii> Cgdo and Cgso. Due to relatively small values, these parameters start to contribute to
the overall impedance at high frequencies. Hence BSIM4 model is useful only at the
high-end of the frequency range, whereas the external gate model works very well with
both BSIM3v3 and BSIM4 models in the desired frequency range. The performance of
the gate models is analyzed with respect to bias conditions, by simulating the PD model
with BSIM4.2.1 for devices in 180 nm and 1 10 nm technologies. The comparison of the
simulated results with the measured data for above mentioned technologies is shown in
Fig. 44. The results show that this model works well at the high frequency end but
deviates from the measured data at lower frequencies. Finally, to assess the adaptability
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of the PD gate model, it was simulated with BSIM3v3 and BSIM4.2.1 models. The
models were then simulated using a device in 110 nm technology with gate bias,
Vgs= Vth+ 0. 1 V and drain bias, VdS = Vgs + 0.2 V. The curves comparing the simulation
results with the measured data for the above conditions are shown in Fig. 45. From the
results it can be seen that the external PD gate model can be used with both BSIM3v3 and
BSEVI4.2.1 models.
1000
-- BSM4.2.1
_
PD gate model
x Measured data
1 .00E+09 1.00E+10
Frequency Hz
1 .00E+1 1
Figure 43 Pert romance ofBSIM4.2.1 with and without gate PD model
doa Measured data
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Figure 44 Simulation and measurement results for different Vgs in a) 180 nm and b) 110 nm
technologies
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Figure 45 Comparison of BSIM3v3 and BSEVI4.2.1 model with the external gate PD model
The above results prove that the PD gate model captures the frequency
dependency effectively compared to other models in the 1-20 GHz frequency range. The
adaptability of this model with BSIM3v3 and BSIM4.2.1 provides flexibility.
4.4.UniversalMOSFETgatemodel for wide frequency range
The scaling of CMOS technology to 100 nm and below and the endless pursuit of
higher operating frequencies drives the need to accurately model effects such as gate
leakage and the deterioration of transport characteristics that dominate at those feature
sizes and frequencies. Current modeling techniques are frequency limited and require
different models for different frequency ranges in order to achieve accuracy goals. This
section presents an extension of the model in Chapter 3 for device gate that can operate
for a wide frequency range making it frequency independent.
4.4.1. Need for an unified wide-frequency gate model
It has been shown in [25] that as the input data run-length and hence frequency of
the incoming data to a CML buffer varies, the output degrades due to inaccurate gate
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impedance modeling. The gate impedance in [25] was modeled at a particular frequency
but did not work accurately at other frequencies. For production design work, it is
essential to have a gate model that can predict the performance of a circuit under any
frequency variations which would occur under normal operating conditions. To meet
these requirements the PD gate model developed in the previous chapter is further
modified to be applicable for a frequency range of 200 M-20 GHz and is explained in this
section. The new empirical model is simulator-friendly, compact, and relatively portable
across technology nodes. It also performs accurately over 200 M-20 GHz at different bias
conditions and widths and has been verified by measured data in three technology nodes.
The model and model parameter behavior are consistent across technology nodes thereby
enabling re-usability and portability.
4.4.2. Wide frequency behavior of PD gate model
Before proceeding to develop a wide-frequency model, the performance of the
PDE based model developed for 1-20 GHz is studied for a wider frequency range of
200M-20 GHz. The external gate impedance model of Section 4.2 is simulated for the
required 200 M-20 GHz range. The simulation result for a device in 1 10 nm technology
is compared with measured data is shown in Fig. 46. It can be observed, as already shown
in Section 4.2 that this model works very well in the high frequency (1-20 GHz) range.
However, it deviates from the measured data (symbols) at lower frequencies (200M -
1 GHz) as shown by the curves of input reflection coefficient, Sn, in Fig. 46. Hence the
PD gate model is modified to fit the entire frequency range making it one of its kind that
can operate for such a wide range of frequencies.
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Figure 46 Wide frequency behavior of the PD based gate model
4.4.3. Universal gate impedance model
To further improve the performance of the PD model below 1 GHz, the model
was modified by splitting it into two parts. In the improved model, the parallel RC
combination now models gate impedance at low frequencies (below 800 MHz-1 GHz)
while the gate impedance at higher frequencies is represented with a shunt capacitance
shown as CHf in Fig. 47 [39]. The values of all parameters in the improved model in Fig.
47 are derived empirically from the measured data. This model predicts the gate
impedance accurately from 200 MHz to 20 GHz and was verified by comparing
simulation results and measured data in 110 nm technology. In addition to supporting a
wide frequency range of operation, the model is simple enough to be incorporated in
existing simulation setups. The new model corrects for both the real and imaginary parts
of the input impedance with very good accuracy. However, to enable portability across
technology nodes, the physical effects behind such behavior must be understood. The
following section details the investigation and analysis of these effects.
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Figure 47 Simulation setup of the wide frequency range gate model
4.4.4. Effect of Chf on the input impedance
The shunt capacitance, CHf, which models the high frequency behavior, was also
empirically derived from the measured data. The inclusion of CHf between gate and
source terminals minimally alters the gate-source impedance [39]. For the devices under
study it has been observed that CHf values range from 5f-100f F depending on the bias
and device dimensions. The comparison of Chf with the depletion capacitance Cdep,HF of
the wide frequency range model is shown in Fig. 48 for a device in 110 nm technology.
Being in parallel with a comparatively large capacitance Cgs, CHf nominally impacts the
gate-source impedance. To show the effect of CHf on the gate-source impedance, Zu
plots of a test device in 1 10 nm technology are shown in Fig. 49. The plots show the real
(Fig. 49a) and imaginary (Fig. 49b) parts of the Zu parameter that best represents the
gate-source impedance, with and without Chf- The average variations in Zm are 14% in
the real part and 4% in the imaginary part. The new model was verified using simulations
and measurement results, which are presented in the next section. The portability was
validated by applying the gate impedance model to devices in 180 nm, 110 nm, and
90 nm technologies. However, determination of the physical phenomena that result in the
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high frequency capacitive effect (Chf) at the gate needs to be investigated. The possible
candidates are overlap, fringing capacitances and the head capacitance of the gate
electrode that cannot be ignored at these frequencies.
Figure 48 Comparison of CHFwith Cd<.p,HF used in for a device in 110 nm process
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Figure 49 Variations in the a) real and b) imaginary parts of the input impedance due to Chf
4.4.5. Experimental Results: Wide frequency gate model
In order to validate the new gate model, simulations were used to generate input
reflection coefficient (Sn) data over different widths and bias conditions for the 1 10 nm
and 90 nm technologies [39]. BSIM4.2.1 models were used in the simulations with
72
BSM4's intrinsic gate resistance model set to "RGATEMOD=3". The simulated results
were then compared with the measured input reflection coefficient data to determine the
performance of the model. For the 110 nm technology, the frequency range spanned from
200 MHz to 20 GHz. However, for the model analysis in 90 nm and 180nm
technologies, the validation frequency ranged from 1-20 GHz. Future work includes
collection and analysis of the data below 1 GHz in these technologies.
4.4.5.1. 110 nm Technology
The PD capacitance was calculated based on uniform poly and substrate doping
and these assumptions may induce discrepancies between the simulated and measured
data. To verify the extent of errors induced due to the above assumptions, two simulation
setups were used one with the intrinsic value obtained from calculations, called
"empirical model", and the other "PD simulated
model"
which uses a Cdep value that
better fits the measured data. It was seen that major difference between these two models
occurs in sub-threshold region which is further discussed below (Fig. 53 & Fig. 54a).
/. Width dependence of the model
The simulated and measured input reflection coefficient (Sn) curves for an NMOS
transistor for different widths from 200 MHz - 20 GHz are shown on a Smith chart in
Fig. 50. All the devices in Fig. 50 were biased in saturation region with gate voltage, Vgs
= Vth + 0.2 V and VdS = Vgs + 0.2 V, where Vth is the threshold voltage. The symbols in
Fig. 50 represent the measured data, solid line represents the "simulated PD model", and
the dashed line represents the "empirical model". From these figures, it can be seen that
the model fits the measured data very well over the entire frequency range for each of the
different widths. The variation of the model parameters Cdep, Rdep, and Chf for three
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device widths is shown in Fig. 51. In Fig. 51a, the depletion capacitance calculated from
self-consistent 1-D Schrodinger and Poisson equations is represented by the dashed line
(PD based model), and the solid line represents the values used in the simulations
(empirical).
SmiihChan Smilh Chart
Measured data
Simulated PD model
" " ' Simulated empirical
model
Figure 50 a) Gate model performance for device widthW=20 um; b) for W=5 nm; and c) for
W=2.5 um in 110 nm technology
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Figure 51 a) Gate impedance model parameters Cdcp,HF; b) Raep; and c) Chf variation as a function of
width for 110 nm technology
The discrepancy between these two values can be attributed to the approximations
made while calculating the PD capacitance, such as uniform poly doping in the gate, and
the inadequacy of the solver, Schred to capture the quantum effects efficiently in short
channel devices. Even with these error sources, the difference between the calculated and
simulated capacitance values is within 10%. The PD and the HF shunt capacitance values
increase with device width while the resistance in the depletion region decreases with
width, as expected.
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//. Bias dependence of the model
To verify the applicability of the model to devices operating over various bias
conditions, simulations were executed for Vgs = 0 V, Vtn, Vth + 0.2, and Vth + 0.4. The
simulation results and the measured data for various gate bias voltages are shown in
Fig. 52. In Fig. 52, the representation of model performance at lower frequencies is
enhanced by plotting the results in terms of the real and imaginary parts of the device
input admittance. The symbols in Fig. 52 represent the measured data, the solid line
represents the PD based simulated results, and the dashed line represents the simulated
empirical model. As seen from Fig. 52, the model fits the measured data accurately over
the entire frequency range of interest for bias conditions greater than threshold voltage.
However, in sub-threshold region the (real part) model does not accurately capture the
behavior at lower frequencies. This shows a strong bias dependency of the model and is
consistent with the Cdep behavior with respect to bias voltage as described in Fig. 53a.
Variation of the model parameters with the gate bias is shown in Fig. 53.
The curves in Fig. 53a represent the variation in calculated (dashed line) and
simulated (solid line) PD capacitance vs. gate voltage. The curve in Fig. 53b shows the
variation of the depletion region resistance with respect to the gate bias. Fig. 53c depicts
the variation in the HF shunt capacitance over gate voltage. It is seen from Fig. 53a that
the Cdep values (calculated and simulated) are in good agreement in the saturation region
(within 10%). However, in the sub-threshold region the calculated value is much higher
than the simulated value. In other words Cdep is over-estimated in this region of operation.
This can be attributed to the assumptions used in the calculation of Cdep. This will impact
correlation for device performance in the sub-threshold region at low frequencies.
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Figure 52 Measured and simulated results at different gate bias for 200 M-20 GHz frequency range
in 110 nm technology
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Figure 53 a) Gate impedance model parameters Cdep>HF; b) Rdep; and c) CHf Vs. gate bias voltage for
110 nm technology
However, for most applications, especially those requiring high frequency
operation, devices will be biased in the saturation or active regions where the model is
accurate and therefore applicable. Hence, this model is accurate for predicting the input
impedance behavior ofMOS devices over a wide frequency range and bias range, except
the sub-threshold region. As the gate bias increases, the depletion region increases
making the carrier density in that region lower and thereby increasing the resistance in
the poly-depletion region as shown in Fig. 53b.
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4.4.6. PD gate model with BSIM3v3
The performance of the gate impedance model with BSEVI4 was presented in
1 10 nm and 90 nm technology. This section presents the application of the model with
BSIM3v3 model in 180 nm technology for 1-20 GHz range. BSIM4 has an intrinsic gate
impedance model which consists of the lumped gate resistance as well as a non-linear
resistance with the gate capacitances across it [17]. The gate impedance model has to be
modified to accommodate for the lack of intrinsic gate impedance model in BSIM3v3.
The simulation setup of the modified gate impedance model is shown in Fig. 56 [39]. The
resistance Rg3, and the capacitances CgS3 and Cgd3 are empirically derived from the
measured data and the external gate impedance parameters are obtained as presented in
Section 4.4.2.
External gate model
Rg?\
H/ Rg pAArW-n
\r. Tl_||J
-.TChf..-'
Figure 56 Improved gate impedance model for BSIM3v3
The setup was simulated for 180 nm technology for 1-20 GHz frequency range
and different widths with the measured data is shown by input reflection Su curves in
Fig. 57. The symbols represent measured data and the solid line represents the simulated
input impedance. Fig. 57 shows the simulated results for a device with W=22.5 pm,
Fig. 57b for W =5 pm and Fig. 57c for W = 2.5 pm. As seen from the simulated results,
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the model fits the measured data very well for the entire frequency range for all device
widths. It has been successfully demonstrated that the model is accurate and applicable
not only with latest versions of BSIM such as BSIM4 but also with older versions such as
BSIM3v3. Hence the proposed gate impedance model is universal, with wide frequency
range, versatile and backward compatible making it an extremely useful tool for
designers.
? Measured data
Simulated PD model
5
Figure 57 a)Modified gate impedance model performance for device width W=22.5 pm; b) for
W=5 pm; and c) forW=2.5 pm in 180 nm technology
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Chapter 5
Applications
The high frequency gate models including PD and wide frequency-range
developed in this work were verified with the help of measured data in the previous
chapter. The PD model is utilized in this Chapter, to study its importance and impact in
evaluating high frequency behavior both at the device and circuit level. Device level
application is presented in Section 5.1 by using the PD based gate model to verify device
model extraction techniques in the GHz frequency range. At the circuit level, the model is
used in high frequency circuit applications such as CML buffers and ring oscillators, and
the impact of the model on their performance is studied in Section 5.2. It will be shown
that the model correctly evaluates the degradation in the performance of a CML buffer as
the input data frequency changes. The inaccuracies in jitter calculation of a ring oscillator
are highlighted by comparing the ring oscillator outputs with and without the PD gate
model.
5. 1. Gate input impedance model for different device configurations
Extraction plays an important role in the performance of device models,
especially in the high frequency regime. The present day extraction techniques mostly
use a grounded-source or common source (CS) device configuration. For high frequency
applications, sub-circuit components are extracted for a given process and device
dimensions and are added to the intrinsic model [40]. The sub-circuit parameter
extraction is usually carried out in CS configuration where the source of the device is
grounded. Due to the complexity of the sub-circuit models, most of the parameters are
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approximated as a single element. It is not established if this approximation and the
parameters extracted using the CS configuration are valid for other configurations. There
is no work reported in literature which addresses whether the models extracted for
grounded-source configurations are valid for non-grounded-source configurations. In
many circuit applications, MOS devices are stacked, and are not necessarily in CS
configuration. Using the models extracted from the grounded source devices in other
configurations may lead to discrepancies in predicting the circuit performance. Hence it
is important to investigate these models and study their validity for other configurations.
The need for enhancement in present day models for transistors other than
grounded-source configuration is presented based in [41]. The applicability of the models
extracted using CS for other device configuration such as common drain (CD) is verified.
This is carried out by studying the gate impedance behavior for both CS and CD
configurations. An existing PD based gate model was employed to fit both the
configurations, resulting in a single gate model for devices in CS and CD configurations.
This model was then applied to BSEVI3v3 for 1 to 20 GHz frequency range and later
extended to BSIM4 for both CS and CD configurations. The models for BSIM3v3 and
BSEVI4 are verified using simulations and compared with measured data.
5.1.1. CS and CD test structures
The MOSFET is a four terminal device, but normally measurements are made
using only three terminals, which could result in discrepancies of the extracted model. In
order to make sure that the components of the high frequency model are connected to the
correct terminals, both CS and CD structures are studied. This is achieved by comparing
measured data from the CS and CD configurations. Common source and common drain
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N-channel RF- MOSFETS with different widths, lengths and number of fingers (NF)
were fabricated using LSI Logic's 110 nm process technology. Test structures for the
same device dimensions in CS and CD configurations were developed and fabricated.
Test structure schematics used for CS and CD configurations are as shown in
Fig. 58. To characterize the devices, S-parameter measurements were made from 1 to
20 GHz at different bias conditions. For measurements, Vgs was varied from 0 to Vdd in
increments of 0.2 V and Vds was varied as Vgs+ 0.2 V for both CS and CD structures. A
comparison of the measured data values of the input impedance for CS and CD test
structures with dimensions, W=20 pm, L=0.13 pm, biased at Vgs = 1 V and Vds = Vdd is
shown in Fig. 59. The symbol "+" represents the measured CD input impedance and the
solid line represents the measured CS input impedance.
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Figure 58 Test structures for a) CS and b) CD configurations [41]
It can be seen from the figure that there is a difference in the input impedance
behavior with respect to frequency for the two configurations. This establishes the need
to study the behavior of the MOS models extracted from CS structures, as they may not
predict the behavior of the devices in other configurations accurately.
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Figure 59 Measured Input Impedance for CS and CD Configurations [41]
5.1.2. BSIM3v3 Model
The input impedance behavior of CS and CD devices with BSIM3v3 model is
presented in this section. The modifications in the gate impedance model required to
make it compatible for both CS and CD configurations is discussed. Measured data from
the test structures in the frequency range of 1-20 GHz are used to verify the model
performance. These structures are simulated with the PD gate model and the simulation
results are compared with the measured data. This study uses the real part of the input
impedance denoted by
Spectre
parameter Zm as the metric.
/. CS Configuration
The PD gate model that better predicts the impedance behavior over different
dimensions, bias and technology nodes as explained in the previous chapters is used for
this study. The gate impedance model was enhanced with the inclusion of a capacitance
Cgs, to model the input impedance for the CS configuration with BSEVI3v3. The
capacitance component was included in order to get an accurate high frequency
performance (up to 20 GHz) as BSIM3v3 lacks a high frequency gate model. The
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simulation setup for the gate impedance model is shown in Fig. 60. This model is used to
empirically fit the measured data for the CS case.
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Figure 60 BSIM3v3 with the external gate impedance model for CS [41]
The CS setup as shown in Fig. 60 was simulated and the comparison between the
measured (symbols) and simulated (solid line) real part of the input impedance is shown
in Fig. 61. It can be seen from the figure that the simulated curve tracks the measured
data very well for the entire frequency range. This proves that the gate impedance model
shown in Fig. 60 is ideal for CS device configurations. The applicability of this model for
CD configuration is discussed in the next section.
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Figure 61 CSMeasured and simulated input impedance for BSIM3v3 [41]
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//. CD Configuration
When the gate model was applied to a device in CD configuration, it was
observed that there was a significant discrepancy between the measured and simulation
data. It was shown with the help of measured data that the simple gate impedance model
does not predict the input impedance performance for CD configuration. This is evident
from the simulation results in Fig. 63 where the dashed line represents the CD input
impedance curve with the CS gate impedance model, while the symbols represent the
measured data. These results stress the need to investigate improvements in the existing
model, which would also describe the behavior of CD configuration.
For this purpose, a capacitance CgS2 as shown in Fig. 62 (within the dotted lines)
was placed between the gate and the source in the gate impedance model for the CD case.
This modification to the model resulted in achieving a match between the simulated and
measured input impedance data shown in Fig. 63. The CD input impedance tracks the
measured data after the inclusion of the additional capacitance as shown by the solid line
in Fig. 63. This curve fits the measured values (symbols) very well, especially in the high
frequency regime of the curve (above 5 GHz). It was observed that the presence of Cgs2 in
the gate impedance model did not affect the input impedance behavior for the CS.
VDD
Input Port Rs
RP
I MM r
GND -
\ UL
Output Port
Figure 62 BSIM3v3 with an additional capacitance for CD [41]
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However, in the CD configuration, as CgS2 value is increased, the curve moves higher and
closer to the measured data. Also, in the case of CS configuration, the placement of CgS2
between the gate and source terminals is same as from gate to ground, since the source
terminal is connected to the ground. But for the CD configuration, the source is not
connected to ground. Hence it was necessary to verify whether the capacitance CgS2 was
between gate and source terminals or gate and ground terminals or whether it was split
between gate-to-source and gate-to-ground. When the capacitance CgS2 was split between
gate-to-source and gate-to-ground, the simulated data moved away from the measured
data. It was confirmed from simulation that all the capacitance was between gate and
source terminals only.
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Figure 63 CDMeasured and simulated input impedance with BSIM3v3 [41]
The gate impedance model was verified over different devices by varying the
number of gate fingers (NF), for both CS & CD. Measured and simulated input
impedances for CS are shown in Fig. 64. Measured data is shown by symbols in the
figure and the corresponding simulated results are shown by solid line for NF=8 and by
dotted line for NF=4. As seen from the figure, for both the cases the simulated curves fit
the data very well for the entire frequency range, thus verifying the new gate model.
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The simulated and measured input impedance for CD with the modified gate input
impedance are shown in Fig. 65. From the results it can be seen that for NF=4 the fit is
better at lower frequencies (below 5GHz) compared to NF=8.
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Figure 65 CD input impedance for different NF [41]
5.1.3. BSIM4 model
The performance of the gate model of Fig. 60 with BSIM4 for CS and CD cases is
presented here. The test structures were simulated using BSIM4 model to verify the gate
impedance behavior for both CS and CD. This section describes required changes to the
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gate impedance model that makes it compatible with BSDVI4 for both CS and CD
configurations.
/. CS Configuration
The simple gate model consisting of only parameters Rp, Rs, Cp and Cgs with
BSEVI4 tracked the measured data very well for CS devices. This is due to the high
frequency gate resistance model of BSIM4 that provides the gate-source capacitance (that
was used externally to fit the measured data for CS with BSIM3v3 component CgS2 in Fig.
62). Hence there was no modification necessary in the gate impedance model for CS. The
fit between the simulated (solid line) and measured (symbols) data is shown in Fig. 66. It
can be seen from the figure that the model and measured data match very well for the
entire frequency range.
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Figure 66 CS Simulated and measured input impedance for BSIM4 [41]
//. CD Configuration
From the results observed for CS with BSIM4 model, it was expected that the
model could be used for CD without modifications. But it was found that for CD, the
simulations results did not match the measured data, due to the need for higher series
resistance in the gate impedance model. Unlike BSIM4, intrinsic BSEVI3 model does not
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have provision for adding a series resistance to the gate impedance model and hence the
correct value was used in the enhanced model. However, BSIM4 accounts for part of the
gate resistance through the intrinsic gate resistance model, so another series resistance
was needed to match the measured data. The simulation results in Fig. 67 show that the
gate impedance model (dashed line) did not track the measured results (symbols).
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Figure 67 CD Simulated and measured input impedance for BSIM4 [41]
However in this case, due to the provision of Cgs in BSIM4, the frequency
dependency of the curve is maintained but the magnitudes of the measured and simulated
data differ. Addition of series resistance to the gate impedance model rectifies this
difference and the simulated input impedance (solid line) after the modification fits the
measured data very well. It can also be noticed that, even for BSIM4 model, the
simulated results fit the measured data accurately in the high frequency regime. Hence in
the case of BSIM4, the simple gate impedance model works for both CS and CD.
However, CD requires more series resistance in the model when compared to CS.
It is established using the measured data that the input impedance of a device
when used in CS and CD configurations is different. This initiated the need to study the
extraction of MOS device models, as most of the models are extracted using grounded-
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source or CS configurations. The gate impedance behavior of CS and CD devices show
that for BSEVI3v3, an additional capacitive component between gate and source is
required to match the measured data. For BSIM4, the provision of gate resistance
eliminates the use of additional capacitance for both CS and CD. However, BSIM4 gate
impedance model for CD requires higher series resistance to model the gate impedance.
5.2. Effect of input impedance on circuit performance
The input impedance studies so far included the impact of device dimensions and
bias conditions on input impedance. It was shown in the previous chapters that the
present day models have no mechanisms to accurately predict the high frequency
behavior. It was also seen that present day models do not perform over an entire
frequency range. These drawbacks can induce errors when the models are used in circuit
applications operating at high or varied frequencies. The performance of the gate
impedance models were evaluated comparing the simulation results of different models
with measured data. The models extracted using CS are validated for CD configuration
with the help of BSEVI3v3 and BSEVI4.2. 1 models. All of these studies were carried out at
the device level and the performance of these models in circuit environment needs to be
studied. Impact of the models on circuit applications is studied in this section, with the
help of the gate impedance model and a current mode logic buffer as a test circuit.
5.2.1. Current mode logic: Brief introduction
Current Mode Logic (CML) has been the design methodology of choice for high
speed and high-performance broadband communication systems such as synchronous
optical network (SONET) [42-44]. The major advantages of CML over static CMOS
logic are the speed of operation due to low voltage swings and low power consumption at
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GHz frequencies. These advantages enable the use of CML circuits for applications at
GHz. There is a considerable amount of work reported in the literature on development of
CML circuit topologies. A design methodology for a chain of tapered CML buffers and
an ultra high-speed regenerative latch was presented in [45]. Design for optimum gain
and bandwidth for CML gates and a relation between circuit properties and deterministic
jitter for broadband applications have been obtained in [46]. Adaptable MOS Current
Mode Logic (MCML) gates were developed in [47] where adaptation was achieved by
using a real-time bias control loop to control the drive current and voltage swing of the
logic gates.
Various techniques have been reported to optimize CML design based on several
performance parameters [48-50]. However, there is not much work reported either to
design or to optimize the performance of CML based on input data run-time variations.
The CML circuits employed in any application are usually designed to operate at one
particular frequency. But as the data run-length or the number of consecutive ones and
zeros in the input data- stream change, the frequency of operation varies. For example, an
8-bit input data consisting of a stream of 01010101 bits transmitting at a rate of
5 Gbits/sec, changes to a 2.5 Gbits/sec data stream if the incoming input bit stream is
001 1001 1. This situation is also possible in any high-speed digital application.
This section presents a methodology to estimate the performance of CML circuits
for different input data run-lengths. The effect of gate impedance is assessed using the
PD model that can precisely predict the frequency dependence of input impedance of a
MOSFET at GHz frequencies. A typical CML buffer operating at 16 GHz is used as a
test circuit. Simulations are performed on the CML buffer and a ring oscillator to show
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the performance degradation due to inaccurate gate impedance models, along with the
run-length variation.
5.2.2. CML buffer
The CML buffer/inverter considered for this study is shown in Fig. 68, which is a
basic building block for many CML circuits. The basic principle of operation of the
buffer is to switch the constant current Is between the two output branches. When the
transistorMi is ON, the output is given by:
Von = VDD and Vop = VDD - AV, where AV = IsxR
Similarly when M2 is ON,
Von = VDd - AV and Vop = Vdd, thus providing the inverting action.
5.2.3. Data run-length error
The input data to the buffer is a stream of bits, at a particular run-length or
frequency. Fig. 69 shows an example of frequency variation due to run-length. The 8-bit
continuous stream of l's and O's, for example, translates to 4 GHz frequency, at which a
circuit will be designed to operate. But as the input data stream varies, the frequency of
the input data changes as shown in Fig. 69.
Vdd
Figure 68 Basic CML buffer
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This will cause anomalies in the circuit operation as the circuit is designed to operate at a
given frequency (4 GHz) but the effective frequency of input data changes to 8 GHz or
16 GHz. The high frequency BSEVI4.2.1 model along with the gate impedance will be
utilized to predict the performance of the buffer shown in Fig. 68 for various run-lengths.
Different run-lengths (RL) used for simulations are shown in Table 2. The simulation
results are discussed in the next section.
0 0 0 01 1 1 1 4 GHz
0 0 0 01 1 1 1
8 GHz
0 0 0
0
1 1 1
1 16 GHz
>
Time sec
Figure 69 Frequency variation with run-length
5.2.4. CML buffer simulation results
The circuit under consideration, CML buffer, was simulated for 110 nm
technology using different MOS models to compare their performance capabilities. The
models used for the simulations were BSEVI3v3, BSIM3v3 with the PD gate model of
this work, BSEVI4.2.1 and BSM4.2.1 with the PD gate model. The simulation results
comprise of the voltages at the two output branches of the buffer i.e., Von and Vop and
are shown in Fig. 70 for various models and run-length/frequency. In Fig. 70 the square
symbols represent the bare BSIM3v3 model, the dashed line represents bare BSIM4.2.1
model, the triangle symbols represent the BSlM3v3 with the gate impedance and the
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solid line represents the BSIM4.2.1 with the gate impedance. From Fig. 70 it can be seen
that for 16 GHz operation all the models predict the same output. But as the run-length
varies the outputs of different models differ from each other.
Run-length (RL)
Number of
l's
Number of
0's
Frequency
(Hz)
32 32 500 M
16 16 1G
8 8 2G
4 4 4G
2 2 8G
1 1 16G
Table 2 Run-length used in simulations
The BSIM3v3 and BSIM4.2.1 models with the gate impedance deviate from the
bare BSIM3v3 and BSIM4.2.1 model. This is very apparent for 500 MHz case. The run-
length variations considered so far are symmetrical in nature. To simulate the real
scenario a set of 16-bit asymmetrical data was applied to the buffer. The differential
output of the buffer for a case of 10 consecutive logic l's followed by 6 logic 0's is
shown in Fig. 71a, and for 15 consecutive logic 0's followed by a logic 1 is shown in
Fig. 71b. The results show that the output deteriorates by 40% for the latter case. Hence
it can be seen that by using the accurate models for the transistors, the CML circuit
performance can be predicted precisely for the worst-case scenario.
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Figure 70 Buffer outputs using various models at a) 16 GHz; b) 4 GHz; and c) 500 MHz
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Figure 71 Buffer outputs for asymmetrical input data
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5.3. Ring oscillator application
Ring oscillators widely find applications in phase locked loops (PLLs) for clock
and data recovery, on-chip clock distribution, frequency synthesis circuits and
applications in many digital and communication ICs [51-53]. A simple CMOS ring
oscillator can be built by connecting an odd number of inverters in a ring, as shown in
Fig. 72. Due to better noise performance by common mode rejection of power and
substrate coupled noises, the inverters in Fig. 72 are implemented using the CML buffers
discussed in Section 5.2. The ring oscillator is designed to operate at 3.125 GHz and
simulated in 1 10 nm technology using BSIM4, with and without the PD gate model. The
jitter in the ring oscillator is used as a performance metric, and the jitter is compared with
and without the PD gate model.
Figure 72 A simple ring oscillator built using odd number of inverter stages
5.3.1. Jitter in ring oscillators
In an ideal ring oscillator, the spacing between the transitions of the oscillator is
constant, but in practical implementations this spacing varies. This variation in the output
transitions shown in Fig. 72 is known as jitter and is mainly affected by device noise and
switching noise coupled through power supply and substrate [54] [55]. Consider the
output of the ring oscillator V(out) with zero-crossing from minus to plus at tn. The n
time period is then given as, T = tn+i - tn. Jitter can be defined in terms of the variation
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ATn, given by ATn = Tn - T , the deviation of Tn from T , the mean period. There are
various ways to quantify jitter in ring oscillators and they are defined as follows [55].
>
3
o
>
3
S"
3
o
Ideal reference
Time s
Figure 73 Variations in the zero-crossing of the output from an ideal reference due to jitter
The long term jitter or absolute jitter is defined as:
ATabs(N) = fjATn (23)
n=\
Absolute jitter is the measure of long term variations in the jitter and is very useful in
quantifying jitter for PLL applications. However a better measure of jitter in ring
oscillator applications is cycle jitter defined as the rms value of ATn:
^ =
limj-^(A7;)2
N^ V N rr
(24)
Cycle jitter is a measure of fluctuations in the time periods. Another measure of jitter that
captures the dynamics in the variations of the output is cycle-to-cycle jitter, and is
defined as:
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(24)
which is mis value of the difference between two consecutive periods. Cycle jitter and
cycle-to-cycle jitter (that are best suited for ring oscillators) are used as figures of merit in
this study. The results of the ring oscillator are presented in the next section.
5.3.2. Ring Oscillator simulation results
The simulation schematics of the inverters used in the ring oscillator with and
without the PD gate model are shown in Fig. 74. The ring oscillator outputs with and
without PD gate model are compared with an ideal output for the whole simulation time,
as shown in Fig. 75.
Vw. ^
i%=^-
*,=-
and ^
" VvV
"?
^f ^
>>:
*?-
V!c ?-
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Figure 74 Simulation schematic of CML buffer used in the ring oscillator a) without and b) with gate
PD model
It is observed that the output of the ring oscillator with the PD gate model tracks
the ideal curve better than the ring oscillator without PD gate model. This observation is
clear in Fig. 76, which shows the low-high transition times of the three outputs i.e.,
with PD, without PD and ideal. From the figure it can be seen that the error between the
ideal and the PD gate model is minimal and the two curves track each other compared
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with the output of the ring oscillator without PD model. The variation in the time periods
of the three outputs is shown in Fig. 77.
Without PD model
With PD model
.. Ideal
6.00E-01
3
o
CO
5 5.00E
-2.00E-01
-1.00E+00
Simulation time s
Figure 75 Ring oscillator output with and without PD model are compared with an ideal output
4.00E-09
CD
|
2.00E-09
0.00E+00
ideal
without PD
with PD
Simulation time s
Figure 76 Oscillator output's low-high transition times for the three outputs
As seen from the figure, the time period of the ideal output remains constant at
0.32 ns for the entire simulation time, while the output with the PD model is closer to the
ideal curve with the average time period of 0.316 ns. The average time period of the
output without PD model is 0.269 ns.
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The cycle and cycle-to-cycle jitter is calculated using the above equations for both
the ring oscillators with and without the PD model. The cycle jitter for the ring oscillator
output with the PD model is 16.98 ps and without PD model is 17.93 ps and the cycle-to-
cycle jitter is 16.45 ps and 15.04 ps for the ring oscillator with and without the PD model,
respectively. The above results show that the ring oscillator with the PD model predicts
the output behavior closer to the ideal oscillator than the ring oscillator without the PD
model. Since in this analysis, there are no additional noise sources that can contribute to
the jitter, the output of the oscillator should be closer to the ideal behavior, as achieved by
considering PD gate model. It is also shown that neglecting the PD model in the GHz
frequency range can result in over-estimation of the cycle and cycle-to-cycle jitter. The
above observations stress the point that the PD gate model has significant impact on the
device and circuit applications making it imperative to include this model for GHz
applications.
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Chapter 6
Conclusions
The incessant demand for simultaneous improvements in performance, cost, size
and power consumption in the semiconductor industry heavily favors monolithic System-
On-Chip (SoC) implementations. Although suffering from inferior device properties
compared to other process technologies, CMOS offers the unique advantage of high
levels of integration of RF, digital, and analog circuitry. While faster and smaller
transistors are consistently being developed in conformance to Moore's Law, MOS
device modeling has been a major stumbling block in the implementation of these
devices. SoC solutions require the coexistence of circuit blocks operating at varied
frequencies (e.g. RF, analog, and digital). Typically, device modeling methodologies for
these blocks are radically different. A device of specific dimensions, in a given
technology is normally represented by different models based on its frequency of
operation. Hence, co-simulation across a wide frequency range of interest is time
consuming. This is especially true when complicated sub-circuits must be used to
simulate device behavior for frequencies in the RF range. State-of-the-art SPICE/BSIM
models represent CMOS devices extremely well at the low frequencies for which they
were intended. However, these same models suffer many shortcomings in representing
high frequency behavior. In particular, they are generally poor in predicting the
impedance and noise properties at GHz frequencies. For high frequency circuits which
depend on an accurate representation of these parameters, more complicated sub-circuit
models are generally required. Unfortunately, development of these high frequency
models demands characterization tools, specialized test structures, and extraction
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techniques specifically targeted for this purpose. The additional overhead of supplying
these models often means that foundries assign them lower priority and deliver them well
after a new technology has been introduced. One of the major barriers in migrating to the
sub-100 nm high-speed design regime is the lack of scaleable, frequency independent
device models. As a first step towards such a model, a semi-empirical MOS gate model
was developed and validated for frequency range of 1-20 GHz in this work. Various
device structures with different dimensions were fabricated and characterized across three
technology nodes using LSI Logic's 180, 1 10 and 90 nm processes. It is predicted that for
future CMOS technologies polysilicon will be replaced by metal gates for better device
performance and process compatibility. This work addresses issues faced by the design
and device modeling community currently and provides solution for present and near
future problems.
Depletion in the polysilicon gate electrode is predominant and cannot be ignored
in the GHz frequency range. Poly depletion effect was modeled in the 1-20 GHz range
for high performance NMOS devices in 180, 110 and 90 nm technologies. The depletion
capacitance and resistive effect in the depleted poly are modeled as a parallel RC
combination. The capacitive and resistive spread in the depleted poly are approximated
with a lumped capacitor and resistor, respectively. The depletion width is calculated
numerically using a program called Schred, assuming uniform profiles for gate and
substrate regions. The depletion capacitance is derived from the depletion width based on
the device dimensions. The calculations show that the poly becomes inverted around the
gate bias of IV (for 1 10 nm process and 1.2 V Vdd)- However the lumped approximation
of the resistance is derived empirically from measured data. The behavior of the MOS
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input impedance and its dependence on device length, NF, bias conditions and frequency
were studied for different technologies with the help of measured data. The PD model
explains this behavior of input impedance and the performance of the model is further
verified by comparing the simulated and measured input impedances. The gate
impedance model along with BSEVI4 was simulated for a 110 nm process for various
width, length and bias conditions. The results show that the simulated input impedance
deviates from measured data for gate bias below the threshold voltage and at Vdd.
However it works very well at all other bias conditions over different widths and lengths.
It was also shown that the model works better than existing state of the art high frequency
gate models and is compatible with both BSEVI3v3 and BSEVI4 MOS models in the 1-
20 GHz frequency range.
The PD model was further modified for a wide frequency range of 200M-20 GHz
and verified with the help of measured data for all three technologies. The study showed
that a difference between the calculated and simulated poly-depletion capacitance
parameter exists due to approximations made while calculating the depletion capacitance.
It was also observed that this difference is greatest under sub-threshold conditions.
However, the calculation of this parameter is very accurate in the saturation region of
operation. The PD model is used in device and circuit level applications to evaluate
extraction techniques and estimate the performance of high-speed digital circuits. To
study the extraction techniques ofMOS transistors, test structures were developed for CS
and CD configurations and measurements were carried out in 1 -20 GHz range for various
device dimensions and bias conditions. The PD model behavior was studied for
BSIM3v3 and BSIM4 models with the PD model. It was seen that the input impedance
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predicted fit very well with the measured data with the standard models (extracted using
grounded-source configurations) for both BSIM3v3 and BSEVI4 for the CS devices.
However, this was not true for CD devices, as the models used for CD were extracted
using grounded-source configurations and did not predict the input impedance accurately.
To compensate for this discrepancy and to fit the input impedance a capacitance was
added for BSIM3v3 model. The simulation results show a better fit in CD case with the
modifications for BSIM3v3 and by increasing series resistance for BSIM4 models. By
including these modifications a universal model has been developed which can be used
for both CS & CD configurations. However, the model needs refinement for low
frequencies (below 5 GHz).
The degradation in the performance of CML circuits due to run-length variations
was studied. The accurate PD gate model was used to predict the performance of a CML
buffer designed in 110 nm technology with varying run length. Simulation results using
the PD gate model show that the run-time variations cause performance degradation
(which is erroneously masked by existing models) of the buffer, worst case being 40%
for an input bit stream of logic 1 followed by a string of logic 0s. This study establishes
that by using state of the art modeling approaches, real time errors caused by the input
data itself can be predicted. The model is also used in a ring oscillator application to
calculate jitter. The ring oscillator without any additional noise sources is simulated with
and without the PD model to compare errors in jitter calculation. The results show that
the ring oscillator with PD model performs closer to the ideal output and is more
accurate. It was also shown that neglecting the PD effect can result in over-estimation of
cycle and cycle-to-cycle jitter.
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In summary, this work presents an accurate gate model for GHz applications and
future directions include developing a fully scalable gate model by theoretically
calculating the resistive component of the model. The model can be enhanced by
studying the effect of process and layout parameters on the gate and by incorporating
parasitics such as gate inductance and oxide transconductance. The frequency
independent gate model can be further extended to develop dynamic MOS models to
estimate the gate impedance parameters and design techniques to overcome the errors
caused by run-length variations.
108
References
[1] F. Sischka, "RF measurements and modeling, with special emphasis on test
structures", Tutorial short course, ICMTS 2000.
[2] V.R.S. Kasula, "Modeling Semicondutor Devices using the VHDL-AMS
Language", Masters thesis, University of Cincinnati, Aug. 1999.
[3] A. Holberg, "CMOSAnalog CircuitDesign", Oxford Press, 1987.
[4] Jesus del Alamo, "The "Long" Metal-Oxide-Semiconductor Field-Effect
Transistor", Lecture notes, Integrated microelctronic devices, MIT opencourseware.
[5] M. Lee,R.B. Anna, L. Jui-Chu,S.M. Parker, and K.M. Newton, "A scalable
BSIM3v3 RF model for multi-finger NMOSFETs with ring substrate contact",
Proc. ISCAS, vol.5, pp. 221-224, 2002.
[6] R. Merrit, "Needfor simulation models is not being met", EE Times, 2004
[7] Y. Tsividis, "Operation andModeling of the MOS Transistor", McGraw-Hill, New
York, 1999.
[8] B. Razavi, R.-H. Yan, and K. F. Lee, "Impact of distributed gate resistance on the
performance of MOS devices," IEEE Trans. Circuits and Systems-I: Fundamental
Theory andApplications, vol. 41, pp. 750-754, 1994
[9] W. Liu, "MOSFET models for SPICE simulation, including BSIM3v3 and
BSIM4\ Wiley, New York, 2001.
[10] R. R. J. Vanoppen, J. A. M. Geelen, and D. B. M. Klassen, "The high-frequency
analogue performance of
MOSFETs," IEDM, pp. 173-176, 1994.
[11] Y.-H. Kao, C.-H. Chuang, and T.-Y. Lin, "The effects of gate resistance on the
performances of CMOS RF circuits,"Asia-PacificMicrowave Conference, pp. 169-
172, 2000.
[12] J.-J. Ou, X. Jin, I. Ma, C. Hu, and P. R. Gray, "CMOS RF modeling for GHz
communucation
IC's," IEEE Symp. VLSI Technology, Digest of Technical Papers,
pp. 94-95, 1998.
[13] S. F. Tin, A. A. Osman, K. Mayaram, and C. Hu, "A simple subcircuit extension of
the BSIM3v3 model for CMOS RF
design," IEEE JSSC, vol. 35, pp. 612 - 624,
2000.
[14] Y. P. Tsividis and K. Suyama, "MOSFET Modeling for analog circuit CAD:
problems and
prospects,"IEEE JSSC, vol. 29, pp. 210-216, 1994.
[15] Y. Cheng and M. Matloubian, "Frequency-dependent resistive and capacitive
components in RF MOSFETs," IEEE Electron Device Letters, vol. 22, pp. 333-335,
2001.
[16] X. Jin, J.-J. Ou, C.-H. Chen, W. Liu, M. J. Deen, P. R. Gray, and C. Hu, "An
effective gate resistance model for CMOS RF and noise
modeling,"IEDM, pp. 961-
964,1998.
109
[17] "BSIM4.2.1 User'sManual", Chapter 8, pp. 85-87, 2001 .
[18] A. Wettstein, A. Schenk, A. Scholze, W. Fichtner, "The influence of localized
states on gate tunnel currents-modeling and simulation", IEEE Intl.conf. Simulation
ofSemiconductor Processes andDevices, pp.101 - 104, 1997.
[19] N. Yang, W.K. Henson, J.J. Wortman, "A comparative study of gate direct
tunneling and drain leakage currents in n-MOSFET's with sub-2 nm gate oxides",
IEEE Trans. Electron Devices, vol. 47, no. 8, pp.1636 - 1644, 2000.
[20] C -H Choi, K-Y Nam, Z. Yu,R.W. Dutton, "Impact of gate direct tunneling current
on circuit performance: a simulation study", IEEE Trans. Electron Devices,
vol. 48, no. 12, pp.2823-29, 2001.
[21] S. F. Tin, AA.Osman, and K. Mayaram, "Comments on "A small-signal MOSFET
model for radio frequency IC applications"," IEEE Trans. Computer-Aided Design
ofIntegrated Circuits and Systems, vol. 17, pp. 372-374, 1998.
[22] R. Torres-Torres, R. Murphy-Arteaga, E. Augendre, and S. Decoutere, "Impact of
technology scaling on the input and output features of RF-MOSFETs: effects and
modeling,"Proc. European Solid-State Device Research, pp. 295-298, 2003.
[23] T. Das, C. Washburn, P.R. Mukund, S. Howard, K. Paradis, J.-G. Jang, J. Kolnik,
and J. Burleson, "Effects of Technology and Dimensional Scaling on Input Loss
Prediction of RFMOSFETs," IEEE Intl. Conf. on VLSIDesign, pp.295-300, 2005.
[24] S. Khabiri and M. Shams, "Implementation of MCML universal logic gate for 10
GHz-range in 0.13um CMOS technology," Proc.ISCAS, pp. 653-656, 2004.
[25] S.R. Bandi, C. Washburn, P.R. Mukund, J. Kolnik, S. Howard, K. Paradis and
J. Burleson, "Accurate Performance Prediction ofMulti-GHz CML with Data Run-
Length Variations", Proc. ISCAS, pp.5 103-5 106, 2005.
[26] A.M. Niknejad, D. Chinh, S. Emami, M. Dunga, X. Xi, J. He, R. Brodersen and
C. Hu, "Next generation CMOS compact models for RF and microwave
applications", IEEE RFIC Symp.,pp. 141-144,2005.
[27] S. Lee et al. "A study on the physical mechanism in the recovery of gate
capacitance to Cox in implanted polysilicon MOS structures", IEEE Elec. Dev. Lett.,
vol. 13, no. l.pp.2-4, 1992.
[28] S.-H. Lo, D.A. Buchanan and Y.Taur, "Modeling and characterization of
quantization, polysilicon depletion and direct tunneling effects in MOSFETs with
ultra thin oxides", IBM J.Res. Dev., vol.43, no.3, 1999.
[29] S. Saito,K. Torii, M. Hiratani, and T. Onai, "Improved theory for remote-charge-
scattering-limited mobility in metal-oxide-semiconductor transistors", Appl. Phy.
Lett., vol. 81, no. 13, pp.2391-2393, 2002.
[30] D. Vasileska, and D.K. Ferry, "The influence of space quantization effects on the
threshold voltage, inversion layer and total gate capacitance in scaled Si-
MOSFETs," Tech. Proc. Intl Conf Modeling and Simulation of Microsystems,
Semiconductors, Sensors andActuators, pp. 408-413, 1998.
110
[31] S. Aur, A.A. Chapman, "Poly gate depletion effects on NMOS hot carrier
reliability", IEEE. Symp. VLSI Technology Digest ofTechnical Papers, pp. 143- 144,
1994.
[32] C-H Choi, Z. Yu, and R.W. Dutton, "Impact of Poly-Gate Depletion on MOS RF
Linearity", IEEE Electron Device Lett., vol. 24, no. 5, pp. 330-332, 2003.
[33] W.W. Lin, and C. Liang, "Polysilicon gate depletion effect on deep-submicron
circuit performance", Intl. Workshop NumericalModeling ofProcesses andDevices
for Integrated Circuits, pp. 185- 188, 1994.
[34] Q. Wuyun, D.M. Kim, and H.-D Lee, "Quantum C-V modeling in depletion and
inversion: accurate extraction of electrical thickness of gate oxide in deep
submicron MOSFETs", IEEE Trans. Electron Devices,vol 49, no. 5, pp.889 - 894,
2002.
[35] F. Schuler,P. Klein, K. Homann, O. Kowarik, "Influence of the poly gate depletion
effect on programming EEPROM cells", Intl. Conf. Simulation of Semiconductor
Processes andDevices, 1998.
[36] A. Otin, S. Celma, C. Aldea, "Modeling of accumulation MOS capacitors for high
performance analog circuits", Proc. ISCAS, vol. 1, pp.I5-I8, 2003.
[37] S. Hasan, "Schred 2.1 Tutorial", Purdue University, 2003.
[38] T. Gneiting, "BSIM4, BSIM3v3 and BSIMSOI RFMOS Modeling",Agilent EEs of
EDA Seminar, 2001.
[39] S.R. Bandi, C. Washburn, P.R. Mukund, J. Kolnik, K. Paradis, S. Howard and
J. Burleson, "Universal MOSFET gate impedance model for 200 MHz-20 GHz
frequency range", Solid-State Electronics, vol. 50, 7-8, pp. 1450-1460, 2006.
[40] L. Tzung-Yin, and C. Yuhua, "High-frequency characterization and modeling of
distortion behavior of MOSFETs for RF IC design", IEEE JSSC, vol. 39, no. 9,
pp. 1407-14, 2004.
[41] S. Sridharan, S.R. Bandi, C. Washburn, P.R. Mukund, J. Kolnik, K. Paradis,
S. Howard and J. Burleson, "A Universal Common-Source and Common-Drain
Model for l-20GHz Frequency Range", Proc. ISCAS, pp. 3313-16, 2006.
[42] A. Momtaz, J. Cao, M. Caresosa, A. Hairapetian, D. Chung, K. Vakilian, M. Green,
W-G. Tan, K-C. Jen, I. Fujimori, and Y. Cai, "A Fully Integrated SONET OC-48
Transceiver in Standard CMOS," IEEE JSSC, vol. 36, pp. 1964-1973, 2001.
[43] L. Henrickson, D. Shen, U. Nellore, A. Ellis, J. Oh, H. Wang, G. Capriglione,
A. Atesoglu, A. Yang, P. Wu, S. Quadri, and D. Crosbie, "Low-Power Fully
Integrated 10-Gb/s SONET/SDH Transceiver in 0.13-um
CMOS," IEEE JSSC, vol.
38, pp. 1595-1601,2003.
[44] H. S. Muthali, T. P. Thomas, and I. A. Young, "A CMOS 10-Gb/s SONET
Transceiver," IEEE JSSC, vol. 39, pp. 1026-1033, 2004.
Ill
[45] P. Heydari and R. Mohanavelu, "Design of Ultrahigh-Speed Low-Voltage CMOS
CML Buffers and Latches," IEEE Trans. VLSI Systems, vol. 12, pp.1081-1093,
2004.
[46] M.M. Green and U. Singh, "Design of CMOS CML circuits for high-speed
broadband communications,"Proc. ISCAS, vol. 2, pp.204-207, 2003.
[47] M. P. Houlgate, D. J. Olszewski, K. Abdelhalim, and L. MacEachern, "Adaptable
MOS current mode logic for use in a multi-band RF prescaler,"Proc. ISCAS, vol.4,
pp. 329-332, 2004.
[48] J.M. Musicer and J. Rabaey, "MOS Current Mode Logic for Low Power, Low
Noise CORDIC Computation in Mixed-Signal Environments," Proc. Intl. Symp.
Low Power Electronics andDesign, pp. 102-107, 2000.
[49] H. Hassan, M. Anis, and M. Elmasry, "Design and Optimization of MOS Current
Mode Logic for Parameter Variations," Symp. GLVLSI, pp.33-38, 2004.
[50] S. Khabiri and M. Shams, "Implementation of MCML universal logic gate for 10
GHz-range in 0.1 3um CMOS technology," Proc. ISCAS, vol.2, pp.653-653, 2004.
[51] L. Dai, and R. Harjani, "Design of Low-Phase-Noise CMOS Ring Oscillators",
IEEE Trans. CAS //: Analog and Digital Signal Processing, vol. 49, no. 5, pp.
328-338, 2002.
[52] I. A. Young, J. K. Greason, and K. L. Wong, "A PLL clock generator with 5-1 10
MHz of lock range for microprocessors," IEEE JSSC, vol. 27, pp.1599-1607,
1992.
[53] Z. Shu, K.L. Lee, and B.H. Leung, "2.4-GHz Ring-Oscillator-Based CMOS
Frequency Synthesizer With a Fractional Divider Dual-PLL Architecture", IEEE
JSSC, Vol. 39, No. 3, pp.452-462, 2004.
[54] A. Hajimiri, S.Limotyrakis, and T.H.Lee, "Jitter and Phase Noise in Ring
Oscillators", IEEE JSSC, vol. 34, no. 6, pp.790-804, 1 999.
[55] F. Herzel, and B. Razavi, "A study of oscillator jitter due to supply and substrate
noise", IEEE Trans. CAS II-Analog andDigital Signal Processing, vol.46, no.l, pp.
56-62, 1999.
112
